mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-26 23:55:40 +08:00
fd57c65cbc
During the review process of dove DT patches, Tauros2 cache init call was changed and DT support added. This patch fixes the call to Tauros2 init and adds a DT node. Moreover, plat/irq.h include was missing from mach-dove/common.c. Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> Signed-off-by: Jason Cooper <jason@lakedaemon.net>
149 lines
2.9 KiB
Plaintext
149 lines
2.9 KiB
Plaintext
/include/ "skeleton.dtsi"
|
|
|
|
/ {
|
|
compatible = "marvell,dove";
|
|
model = "Marvell Armada 88AP510 SoC";
|
|
|
|
interrupt-parent = <&intc>;
|
|
|
|
intc: interrupt-controller {
|
|
compatible = "marvell,orion-intc";
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
reg = <0xf1020204 0x04>,
|
|
<0xf1020214 0x04>;
|
|
};
|
|
|
|
mbus@f1000000 {
|
|
compatible = "simple-bus";
|
|
ranges = <0 0xf1000000 0x4000000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
l2: l2-cache {
|
|
compatible = "marvell,tauros2-cache";
|
|
marvell,tauros2-cache-features = <0>;
|
|
};
|
|
|
|
uart0: serial@12000 {
|
|
compatible = "ns16550a";
|
|
reg = <0x12000 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <7>;
|
|
clock-frequency = <166666667>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart1: serial@12100 {
|
|
compatible = "ns16550a";
|
|
reg = <0x12100 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <8>;
|
|
clock-frequency = <166666667>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart2: serial@12200 {
|
|
compatible = "ns16550a";
|
|
reg = <0x12000 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <9>;
|
|
clock-frequency = <166666667>;
|
|
status = "disabled";
|
|
};
|
|
|
|
uart3: serial@12300 {
|
|
compatible = "ns16550a";
|
|
reg = <0x12100 0x100>;
|
|
reg-shift = <2>;
|
|
interrupts = <10>;
|
|
clock-frequency = <166666667>;
|
|
status = "disabled";
|
|
};
|
|
|
|
wdt: wdt@20300 {
|
|
compatible = "marvell,orion-wdt";
|
|
reg = <0x20300 0x28>;
|
|
};
|
|
|
|
gpio0: gpio@d0400 {
|
|
compatible = "marvell,orion-gpio";
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
reg = <0xd0400 0x20>;
|
|
ngpio = <32>;
|
|
interrupts = <12>, <13>, <14>, <60>;
|
|
};
|
|
|
|
gpio1: gpio@d0420 {
|
|
compatible = "marvell,orion-gpio";
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
reg = <0xd0420 0x20>;
|
|
ngpio = <32>;
|
|
interrupts = <61>;
|
|
};
|
|
|
|
gpio2: gpio@e8400 {
|
|
compatible = "marvell,orion-gpio";
|
|
#gpio-cells = <2>;
|
|
gpio-controller;
|
|
reg = <0xe8400 0x0c>;
|
|
ngpio = <8>;
|
|
};
|
|
|
|
spi0: spi@10600 {
|
|
compatible = "marvell,orion-spi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cell-index = <0>;
|
|
interrupts = <6>;
|
|
reg = <0x10600 0x28>;
|
|
status = "disabled";
|
|
};
|
|
|
|
spi1: spi@14600 {
|
|
compatible = "marvell,orion-spi";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cell-index = <1>;
|
|
interrupts = <5>;
|
|
reg = <0x14600 0x28>;
|
|
status = "disabled";
|
|
};
|
|
|
|
i2c0: i2c@11000 {
|
|
compatible = "marvell,mv64xxx-i2c";
|
|
reg = <0x11000 0x20>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
interrupts = <11>;
|
|
clock-frequency = <400000>;
|
|
timeout-ms = <1000>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sdio0: sdio@92000 {
|
|
compatible = "marvell,dove-sdhci";
|
|
reg = <0x92000 0x100>;
|
|
interrupts = <35>, <37>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sdio1: sdio@90000 {
|
|
compatible = "marvell,dove-sdhci";
|
|
reg = <0x90000 0x100>;
|
|
interrupts = <36>, <38>;
|
|
status = "disabled";
|
|
};
|
|
|
|
sata0: sata@a0000 {
|
|
compatible = "marvell,orion-sata";
|
|
reg = <0xa0000 0x2400>;
|
|
interrupts = <62>;
|
|
nr-ports = <1>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|