mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 23:53:55 +08:00
edfaf05c2f
All OMAP IP blocks expect LE data, but CPU may operate in BE mode. Need to use endian neutral functions to read/write h/w registers. I.e instead of __raw_read[lw] and __raw_write[lw] functions code need to use read[lw]_relaxed and write[lw]_relaxed functions. If the first simply reads/writes register, the second will byteswap it if host operates in BE mode. Changes are trivial sed like replacement of __raw_xxx functions with xxx_relaxed variant. Signed-off-by: Victor Kamensky <victor.kamensky@linaro.org> Signed-off-by: Taras Kondratiuk <taras.kondratiuk@linaro.org> Signed-off-by: Tony Lindgren <tony@atomide.com>
121 lines
3.1 KiB
C
121 lines
3.1 KiB
C
/*
|
|
* OMAP2/3 Clock Management (CM) register definitions
|
|
*
|
|
* Copyright (C) 2007-2009 Texas Instruments, Inc.
|
|
* Copyright (C) 2007-2010 Nokia Corporation
|
|
* Paul Walmsley
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* The CM hardware modules on the OMAP2/3 are quite similar to each
|
|
* other. The CM modules/instances on OMAP4 are quite different, so
|
|
* they are handled in a separate file.
|
|
*/
|
|
#ifndef __ARCH_ASM_MACH_OMAP2_CM2XXX_3XXX_H
|
|
#define __ARCH_ASM_MACH_OMAP2_CM2XXX_3XXX_H
|
|
|
|
#include "cm.h"
|
|
|
|
/*
|
|
* Module specific CM register offsets from CM_BASE + domain offset
|
|
* Use cm_{read,write}_mod_reg() with these registers.
|
|
* These register offsets generally appear in more than one PRCM submodule.
|
|
*/
|
|
|
|
/* Common between OMAP2 and OMAP3 */
|
|
|
|
#define CM_FCLKEN 0x0000
|
|
#define CM_FCLKEN1 CM_FCLKEN
|
|
#define CM_CLKEN CM_FCLKEN
|
|
#define CM_ICLKEN 0x0010
|
|
#define CM_ICLKEN1 CM_ICLKEN
|
|
#define CM_ICLKEN2 0x0014
|
|
#define CM_ICLKEN3 0x0018
|
|
#define CM_IDLEST 0x0020
|
|
#define CM_IDLEST1 CM_IDLEST
|
|
#define CM_IDLEST2 0x0024
|
|
#define OMAP2430_CM_IDLEST3 0x0028
|
|
#define CM_AUTOIDLE 0x0030
|
|
#define CM_AUTOIDLE1 CM_AUTOIDLE
|
|
#define CM_AUTOIDLE2 0x0034
|
|
#define CM_AUTOIDLE3 0x0038
|
|
#define CM_CLKSEL 0x0040
|
|
#define CM_CLKSEL1 CM_CLKSEL
|
|
#define CM_CLKSEL2 0x0044
|
|
#define OMAP2_CM_CLKSTCTRL 0x0048
|
|
|
|
#ifndef __ASSEMBLER__
|
|
|
|
#include <linux/io.h>
|
|
|
|
static inline u32 omap2_cm_read_mod_reg(s16 module, u16 idx)
|
|
{
|
|
return readl_relaxed(cm_base + module + idx);
|
|
}
|
|
|
|
static inline void omap2_cm_write_mod_reg(u32 val, s16 module, u16 idx)
|
|
{
|
|
writel_relaxed(val, cm_base + module + idx);
|
|
}
|
|
|
|
/* Read-modify-write a register in a CM module. Caller must lock */
|
|
static inline u32 omap2_cm_rmw_mod_reg_bits(u32 mask, u32 bits, s16 module,
|
|
s16 idx)
|
|
{
|
|
u32 v;
|
|
|
|
v = omap2_cm_read_mod_reg(module, idx);
|
|
v &= ~mask;
|
|
v |= bits;
|
|
omap2_cm_write_mod_reg(v, module, idx);
|
|
|
|
return v;
|
|
}
|
|
|
|
/* Read a CM register, AND it, and shift the result down to bit 0 */
|
|
static inline u32 omap2_cm_read_mod_bits_shift(s16 domain, s16 idx, u32 mask)
|
|
{
|
|
u32 v;
|
|
|
|
v = omap2_cm_read_mod_reg(domain, idx);
|
|
v &= mask;
|
|
v >>= __ffs(mask);
|
|
|
|
return v;
|
|
}
|
|
|
|
static inline u32 omap2_cm_set_mod_reg_bits(u32 bits, s16 module, s16 idx)
|
|
{
|
|
return omap2_cm_rmw_mod_reg_bits(bits, bits, module, idx);
|
|
}
|
|
|
|
static inline u32 omap2_cm_clear_mod_reg_bits(u32 bits, s16 module, s16 idx)
|
|
{
|
|
return omap2_cm_rmw_mod_reg_bits(bits, 0x0, module, idx);
|
|
}
|
|
|
|
extern int omap2xxx_cm_apll54_enable(void);
|
|
extern void omap2xxx_cm_apll54_disable(void);
|
|
extern int omap2xxx_cm_apll96_enable(void);
|
|
extern void omap2xxx_cm_apll96_disable(void);
|
|
|
|
#endif
|
|
|
|
/* CM register bits shared between 24XX and 3430 */
|
|
|
|
/* CM_CLKSEL_GFX */
|
|
#define OMAP_CLKSEL_GFX_SHIFT 0
|
|
#define OMAP_CLKSEL_GFX_MASK (0x7 << 0)
|
|
#define OMAP_CLKSEL_GFX_WIDTH 3
|
|
|
|
/* CM_ICLKEN_GFX */
|
|
#define OMAP_EN_GFX_SHIFT 0
|
|
#define OMAP_EN_GFX_MASK (1 << 0)
|
|
|
|
/* CM_IDLEST_GFX */
|
|
#define OMAP_ST_GFX_MASK (1 << 0)
|
|
|
|
#endif
|