mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
87 lines
2.8 KiB
C
87 lines
2.8 KiB
C
/*
|
|
*
|
|
* BRIEF MODULE DESCRIPTION
|
|
* PNX8550 global definitions
|
|
*
|
|
* Author: source@mvista.com
|
|
*
|
|
* This program is free software; you can distribute it and/or modify it
|
|
* under the terms of the GNU General Public License (Version 2) as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License
|
|
* for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License along
|
|
* with this program; if not, write to the Free Software Foundation, Inc.,
|
|
* 59 Temple Place - Suite 330, Boston MA 02111-1307, USA.
|
|
*/
|
|
|
|
#ifndef __PNX8550_GLB_H
|
|
#define __PNX8550_GLB_H
|
|
|
|
#define PNX8550_GLB1_BASE 0xBBE63000
|
|
#define PNX8550_GLB2_BASE 0xBBE4d000
|
|
#define PNX8550_RESET_BASE 0xBBE60000
|
|
|
|
/* PCI Inta Output Enable Registers */
|
|
#define PNX8550_GLB2_ENAB_INTA_O *(volatile unsigned long *)(PNX8550_GLB2_BASE + 0x050)
|
|
|
|
/* Bit 1:Enable DAC Powerdown
|
|
0:DACs are enabled and are working normally
|
|
1:DACs are powerdown
|
|
*/
|
|
#define PNX8550_GLB_DAC_PD 0x2
|
|
/* Bit 0:Enable of PCI inta output
|
|
0 = Disable PCI inta output
|
|
1 = Enable PCI inta output
|
|
*/
|
|
#define PNX8550_GLB_ENABLE_INTA_O 0x1
|
|
|
|
/* PCI Direct Mappings */
|
|
#define PNX8550_PCIMEM 0x12000000
|
|
#define PNX8550_PCIMEM_SIZE 0x08000000
|
|
#define PNX8550_PCIIO 0x1c000000
|
|
#define PNX8550_PCIIO_SIZE 0x02000000 /* 32M */
|
|
|
|
#define PNX8550_PORT_BASE KSEG1
|
|
|
|
// GPIO def
|
|
#define PNX8550_GPIO_BASE 0x1Be00000
|
|
|
|
#define PNX8550_GPIO_DIRQ0 (PNX8550_GPIO_BASE + 0x104500)
|
|
#define PNX8550_GPIO_MC1 (PNX8550_GPIO_BASE + 0x104004)
|
|
#define PNX8550_GPIO_MC_31_BIT 30
|
|
#define PNX8550_GPIO_MC_30_BIT 28
|
|
#define PNX8550_GPIO_MC_29_BIT 26
|
|
#define PNX8550_GPIO_MC_28_BIT 24
|
|
#define PNX8550_GPIO_MC_27_BIT 22
|
|
#define PNX8550_GPIO_MC_26_BIT 20
|
|
#define PNX8550_GPIO_MC_25_BIT 18
|
|
#define PNX8550_GPIO_MC_24_BIT 16
|
|
#define PNX8550_GPIO_MC_23_BIT 14
|
|
#define PNX8550_GPIO_MC_22_BIT 12
|
|
#define PNX8550_GPIO_MC_21_BIT 10
|
|
#define PNX8550_GPIO_MC_20_BIT 8
|
|
#define PNX8550_GPIO_MC_19_BIT 6
|
|
#define PNX8550_GPIO_MC_18_BIT 4
|
|
#define PNX8550_GPIO_MC_17_BIT 2
|
|
#define PNX8550_GPIO_MC_16_BIT 0
|
|
|
|
#define PNX8550_GPIO_MODE_PRIMOP 0x1
|
|
#define PNX8550_GPIO_MODE_NO_OPENDR 0x2
|
|
#define PNX8550_GPIO_MODE_OPENDR 0x3
|
|
|
|
// RESET module
|
|
#define PNX8550_RST_CTL *(volatile unsigned long *)(PNX8550_RESET_BASE + 0x0)
|
|
#define PNX8550_RST_CAUSE *(volatile unsigned long *)(PNX8550_RESET_BASE + 0x4)
|
|
#define PNX8550_RST_EN_WATCHDOG *(volatile unsigned long *)(PNX8550_RESET_BASE + 0x8)
|
|
|
|
#define PNX8550_RST_REL_MIPS_RST_N 0x8
|
|
#define PNX8550_RST_DO_SW_RST 0x4
|
|
#define PNX8550_RST_REL_SYS_RST_OUT 0x2
|
|
#define PNX8550_RST_ASSERT_SYS_RST_OUT 0x1
|
|
#endif
|