mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
74d02fb954
FLUSH_BASE must be visible to arch/arm/mm/init.c in order for the memory region to be setup. Move these definitions from asm-arm/arch-*/hardware.h into asm-arm/arch-*/memory.h where mm stuff can see them. Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
84 lines
2.1 KiB
C
84 lines
2.1 KiB
C
/*
|
|
* linux/include/asm-arm/arch-rpc/hardware.h
|
|
*
|
|
* Copyright (C) 1996-1999 Russell King.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This file contains the hardware definitions of the RiscPC series machines.
|
|
*/
|
|
#ifndef __ASM_ARCH_HARDWARE_H
|
|
#define __ASM_ARCH_HARDWARE_H
|
|
|
|
#include <asm/arch/memory.h>
|
|
|
|
#ifndef __ASSEMBLY__
|
|
#define IOMEM(x) ((void __iomem *)(unsigned long)(x))
|
|
#else
|
|
#define IOMEM(x) x
|
|
#endif /* __ASSEMBLY__ */
|
|
|
|
/*
|
|
* What hardware must be present
|
|
*/
|
|
#define HAS_IOMD
|
|
#define HAS_VIDC20
|
|
|
|
/* Hardware addresses of major areas.
|
|
* *_START is the physical address
|
|
* *_SIZE is the size of the region
|
|
* *_BASE is the virtual address
|
|
*/
|
|
#define RAM_SIZE 0x10000000
|
|
#define RAM_START 0x10000000
|
|
|
|
#define EASI_SIZE 0x08000000 /* EASI I/O */
|
|
#define EASI_START 0x08000000
|
|
#define EASI_BASE 0xe5000000
|
|
|
|
#define IO_START 0x03000000 /* I/O */
|
|
#define IO_SIZE 0x01000000
|
|
#define IO_BASE IOMEM(0xe0000000)
|
|
|
|
#define SCREEN_START 0x02000000 /* VRAM */
|
|
#define SCREEN_END 0xdfc00000
|
|
#define SCREEN_BASE 0xdf800000
|
|
|
|
#define UNCACHEABLE_ADDR 0xdf010000
|
|
|
|
/*
|
|
* IO Addresses
|
|
*/
|
|
#define VIDC_BASE IOMEM(0xe0400000)
|
|
#define EXPMASK_BASE 0xe0360000
|
|
#define IOMD_BASE IOMEM(0xe0200000)
|
|
#define IOC_BASE IOMEM(0xe0200000)
|
|
#define PCIO_BASE IOMEM(0xe0010000)
|
|
#define FLOPPYDMA_BASE IOMEM(0xe002a000)
|
|
|
|
#define vidc_writel(val) __raw_writel(val, VIDC_BASE)
|
|
|
|
#define IO_EC_EASI_BASE 0x81400000
|
|
#define IO_EC_IOC4_BASE 0x8009c000
|
|
#define IO_EC_IOC_BASE 0x80090000
|
|
#define IO_EC_MEMC8_BASE 0x8000ac00
|
|
#define IO_EC_MEMC_BASE 0x80000000
|
|
|
|
#define NETSLOT_BASE 0x0302b000
|
|
#define NETSLOT_SIZE 0x00001000
|
|
|
|
#define PODSLOT_IOC0_BASE 0x03240000
|
|
#define PODSLOT_IOC4_BASE 0x03270000
|
|
#define PODSLOT_IOC_SIZE (1 << 14)
|
|
#define PODSLOT_MEMC_BASE 0x03000000
|
|
#define PODSLOT_MEMC_SIZE (1 << 14)
|
|
#define PODSLOT_EASI_BASE 0x08000000
|
|
#define PODSLOT_EASI_SIZE (1 << 24)
|
|
|
|
#define EXPMASK_STATUS (EXPMASK_BASE + 0x00)
|
|
#define EXPMASK_ENABLE (EXPMASK_BASE + 0x04)
|
|
|
|
#endif
|