mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-28 07:04:00 +08:00
39eb3cc8ab
When checking the logs on my sun8i-a33-olinuxino I saw: sun8i-a23-r-pinctrl 1f02c00.pinctrl: Reset controller missing but this driver was working after. This message is just here because the reset controller was still not probed. So don't say anything if the return code say to wait. Signed-off-by: Corentin Labbe <clabbe@baylibre.com> Link: https://lore.kernel.org/r/1585818532-23051-1-git-send-email-clabbe@baylibre.com Acked-by: Maxime Ripard <mripard@kernel.org> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
139 lines
4.3 KiB
C
139 lines
4.3 KiB
C
/*
|
|
* Allwinner A23 SoCs special pins pinctrl driver.
|
|
*
|
|
* Copyright (C) 2014 Chen-Yu Tsai
|
|
* Chen-Yu Tsai <wens@csie.org>
|
|
*
|
|
* Copyright (C) 2014 Boris Brezillon
|
|
* Boris Brezillon <boris.brezillon@free-electrons.com>
|
|
*
|
|
* Copyright (C) 2014 Maxime Ripard
|
|
* Maxime Ripard <maxime.ripard@free-electrons.com>
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/pinctrl/pinctrl.h>
|
|
#include <linux/reset.h>
|
|
|
|
#include "pinctrl-sunxi.h"
|
|
|
|
static const struct sunxi_desc_pin sun8i_a23_r_pins[] = {
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 0),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x2, "s_rsb"), /* SCK */
|
|
SUNXI_FUNCTION(0x3, "s_i2c"), /* SCK */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 0)), /* PL_EINT0 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 1),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x2, "s_rsb"), /* SDA */
|
|
SUNXI_FUNCTION(0x3, "s_i2c"), /* SDA */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 1)), /* PL_EINT1 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 2),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x2, "s_uart"), /* TX */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 2)), /* PL_EINT2 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 3),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x2, "s_uart"), /* RX */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 3)), /* PL_EINT3 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 4),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x3, "s_jtag"), /* MS */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 4)), /* PL_EINT4 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 5),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x3, "s_jtag"), /* CK */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 5)), /* PL_EINT5 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 6),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x3, "s_jtag"), /* DO */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 6)), /* PL_EINT6 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 7),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x3, "s_jtag"), /* DI */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 7)), /* PL_EINT7 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 8),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x2, "s_twi"), /* SCK */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 8)), /* PL_EINT8 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 9),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x2, "s_twi"), /* SDA */
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 9)), /* PL_EINT9 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 10),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION(0x2, "s_pwm"),
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 10)), /* PL_EINT10 */
|
|
SUNXI_PIN(SUNXI_PINCTRL_PIN(L, 11),
|
|
SUNXI_FUNCTION(0x0, "gpio_in"),
|
|
SUNXI_FUNCTION(0x1, "gpio_out"),
|
|
SUNXI_FUNCTION_IRQ_BANK(0x4, 0, 11)), /* PL_EINT11 */
|
|
};
|
|
|
|
static const struct sunxi_pinctrl_desc sun8i_a23_r_pinctrl_data = {
|
|
.pins = sun8i_a23_r_pins,
|
|
.npins = ARRAY_SIZE(sun8i_a23_r_pins),
|
|
.pin_base = PL_BASE,
|
|
.irq_banks = 1,
|
|
.disable_strict_mode = true,
|
|
};
|
|
|
|
static int sun8i_a23_r_pinctrl_probe(struct platform_device *pdev)
|
|
{
|
|
struct reset_control *rstc;
|
|
int ret;
|
|
|
|
rstc = devm_reset_control_get_exclusive(&pdev->dev, NULL);
|
|
if (IS_ERR(rstc)) {
|
|
ret = PTR_ERR(rstc);
|
|
if (ret == -EPROBE_DEFER)
|
|
return ret;
|
|
dev_err(&pdev->dev, "Reset controller missing err=%d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = reset_control_deassert(rstc);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = sunxi_pinctrl_init(pdev,
|
|
&sun8i_a23_r_pinctrl_data);
|
|
|
|
if (ret)
|
|
reset_control_assert(rstc);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct of_device_id sun8i_a23_r_pinctrl_match[] = {
|
|
{ .compatible = "allwinner,sun8i-a23-r-pinctrl", },
|
|
{}
|
|
};
|
|
|
|
static struct platform_driver sun8i_a23_r_pinctrl_driver = {
|
|
.probe = sun8i_a23_r_pinctrl_probe,
|
|
.driver = {
|
|
.name = "sun8i-a23-r-pinctrl",
|
|
.of_match_table = sun8i_a23_r_pinctrl_match,
|
|
},
|
|
};
|
|
builtin_platform_driver(sun8i_a23_r_pinctrl_driver);
|