mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-28 07:04:00 +08:00
ddeac8d968
The CPU clock provider supplies the clock to the CPU clock domain. The composition and organization of the CPU clock provider could vary among Exynos SoCs. A CPU clock provider can be composed of clock mux, dividers and gates. This patch defines a new clock type for CPU clock provider and adds infrastructure to register the CPU clock providers for Samsung platforms. Changes by Bartlomiej: - fixed issue with setting lower dividers before the parent clock speed was lowered (the issue resulted in lockup on Exynos4210 SoC based Origen board when "ondemand" cpufreq governor was stress tested) - fixed missing spin_unlock on error in exynos_cpuclk_post_rate_change() problem by moving cfg_data search outside of the spin locked area - removed leftover kfree() in exynos_register_cpu_clock() that could result in dereferencing the NULL pointer on error - moved spin_lock earlier in exynos_cpuclk_pre_rate_change() to cover reading of E4210_SRC_CPU and E4210_DIV_CPU1 registers - added missing "last chance" checks to wait_until_divider_stable() and wait_until_mux_stable() (needed in case that IRQ handling took long time to proceed and resulted in function printing incorrect error message about timeout) - moved E4210_CPU_DIV[0,1]() macros just before their only users, this resulted in moving them from patch #2 to patch #3/6 ("clk: samsung: exynos4: add cpu clock configuration data and instantiate cpu clock") - removed E5250_CPU_DIV[0,1](), E5420_EGL_DIV0() and E5420_KFC_DIV() macros for now - added my Copyrights to drivers/clk/samsung/clk-cpu.c Cc: Tomasz Figa <tomasz.figa@gmail.com> Cc: Mike Turquette <mturquette@linaro.org> Cc: Javier Martinez Canillas <javier.martinez@collabora.co.uk> Signed-off-by: Thomas Abraham <thomas.ab@samsung.com> Signed-off-by: Bartlomiej Zolnierkiewicz <b.zolnierkie@samsung.com> Signed-off-by: Michael Turquette <mturquette@baylibre.com>
24 lines
977 B
Makefile
24 lines
977 B
Makefile
#
|
|
# Samsung Clock specific Makefile
|
|
#
|
|
|
|
obj-$(CONFIG_COMMON_CLK) += clk.o clk-pll.o clk-cpu.o
|
|
obj-$(CONFIG_SOC_EXYNOS3250) += clk-exynos3250.o
|
|
obj-$(CONFIG_ARCH_EXYNOS4) += clk-exynos4.o
|
|
obj-$(CONFIG_SOC_EXYNOS4415) += clk-exynos4415.o
|
|
obj-$(CONFIG_SOC_EXYNOS5250) += clk-exynos5250.o
|
|
obj-$(CONFIG_SOC_EXYNOS5260) += clk-exynos5260.o
|
|
obj-$(CONFIG_SOC_EXYNOS5410) += clk-exynos5410.o
|
|
obj-$(CONFIG_SOC_EXYNOS5420) += clk-exynos5420.o
|
|
obj-$(CONFIG_ARCH_EXYNOS) += clk-exynos5433.o
|
|
obj-$(CONFIG_SOC_EXYNOS5440) += clk-exynos5440.o
|
|
obj-$(CONFIG_ARCH_EXYNOS) += clk-exynos-audss.o
|
|
obj-$(CONFIG_ARCH_EXYNOS) += clk-exynos-clkout.o
|
|
obj-$(CONFIG_ARCH_EXYNOS7) += clk-exynos7.o
|
|
obj-$(CONFIG_S3C2410_COMMON_CLK)+= clk-s3c2410.o
|
|
obj-$(CONFIG_S3C2410_COMMON_DCLK)+= clk-s3c2410-dclk.o
|
|
obj-$(CONFIG_S3C2412_COMMON_CLK)+= clk-s3c2412.o
|
|
obj-$(CONFIG_S3C2443_COMMON_CLK)+= clk-s3c2443.o
|
|
obj-$(CONFIG_ARCH_S3C64XX) += clk-s3c64xx.o
|
|
obj-$(CONFIG_ARCH_S5PV210) += clk-s5pv210.o clk-s5pv210-audss.o
|