2
0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-29 07:34:06 +08:00
linux-next/arch/sh/include/cpu-sh4/cpu
Geert Uytterhoeven d8ce38f698 sh: sh7757: remove nonexistent GPIO_PT[JLNQ]7_RESV to fix pinctrl registration
Commit 3810e96056 ("sh: modify pinmux for SH7757 2nd cut") renamed
GPIO_PT[JLNQ]7 to GPIO_PT[JLNQ]7_RESV, and removed the existing users
from the pinmux_pins[] array.

However, pinmux_pins[] is initialized through PINMUX_GPIO(), using
designated array initializers, where the GPIO_* enums serve as indices.
Hence entries were not really removed, but replaced by (zero-filled)
holes.  Such entries are treated as pin zero, which was registered
before, thus leading to pinctrl registration failures, as seen on
sh7722:

    sh-pfc pfc-sh7722: pin 0 already registered
    sh-pfc pfc-sh7722: error during pin registration
    sh-pfc pfc-sh7722: could not register: -22
    sh-pfc: probe of pfc-sh7722 failed with error -22

Remove GPIO_PT[JLNQ]7_RESV from the enum to fix this.

Link: http://lkml.kernel.org/r/1505205657-18012-3-git-send-email-geert+renesas@glider.be
Fixes: 3810e96056 ("sh: modify pinmux for SH7757 2nd cut")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Cc: Jacopo Mondi <jacopo+renesas@jmondi.org>
Cc: Magnus Damm <magnus.damm@gmail.com>
Cc: Rich Felker <dalias@libc.org>
Cc: Yoshihiro Shimoda <yoshihiro.shimoda.uh@renesas.com>
Cc: Yoshinori Sato <ysato@users.sourceforge.jp>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2017-10-03 17:54:24 -07:00
..
addrspace.h sh: mach-sdk7786: Probe system FPGA area mapping. 2010-01-20 18:25:19 +09:00
cache.h sh: prefix sh-specific "CCR" and "CCR2" by "SH_" 2014-03-04 07:55:49 -08:00
dma-register.h sh: remove CPU_SUBTYPE_SH7764 2014-08-06 18:01:12 -07:00
dma.h sh: Tidy up some of the cpu legacy dma header mess. 2012-05-19 18:30:31 +09:00
fpu.h
freq.h sh: Add initial support for SH7734 CPU subtype 2012-04-17 16:20:23 +09:00
mmu_context.h sh: Disable MMUCR_AT for SH-4 nommu. 2010-04-07 17:08:32 +09:00
rtc.h sh: Add on-chip RTC support for SH7722. 2008-10-28 18:40:19 +09:00
sh7722.h sh: sh7722: remove nonexistent GPIO_PTQ7 to fix pinctrl registration 2017-10-03 17:54:24 -07:00
sh7723.h sh: sh7723: Rename GPIO_FN_SIUOSPD to GPIO_FN_SIUAOSPD 2013-01-25 09:24:19 +09:00
sh7724.h Merge branch 'sh/hwblk' into sh-latest 2012-01-12 12:57:41 +09:00
sh7734.h sh: Add initial support for SH7734 CPU subtype 2012-04-17 16:20:23 +09:00
sh7757.h sh: sh7757: remove nonexistent GPIO_PT[JLNQ]7_RESV to fix pinctrl registration 2017-10-03 17:54:24 -07:00
sh7785.h sh: rework mode pin code 2009-06-11 09:08:53 +03:00
sh7786.h sh: sh7786: Fix port E, G and J GPIOs 2013-01-25 09:24:19 +09:00
shx3.h sh: pinmux support for SH-X3 proto CPUs. 2010-10-02 19:20:51 +09:00
sigcontext.h
sq.h sh: Fix up more 64-bit pgprot truncation on SH-X2 TLB. 2010-02-17 13:23:00 +09:00
watchdog.h sh: Add watch-dog register address for SH7722/SH7723/SH7724 2010-03-23 13:19:36 +09:00