mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 23:53:55 +08:00
c85fc989f9
The pata_at91 driver uses interfaces defined in the sam9_smc platform code. Since the pata driver can be a loadable module, we have to export those symbols in order to link cleanly. Signed-off-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Nicolas Ferre <nicolas.ferre@atmel.com> Cc: Andrew Victor <linux@maxim.org.za> Cc: Jean-Christophe Plagniol-Villard <plagnioj@jcrosoft.com>
137 lines
3.6 KiB
C
137 lines
3.6 KiB
C
/*
|
|
* linux/arch/arm/mach-at91/sam9_smc.c
|
|
*
|
|
* Copyright (C) 2008 Andrew Victor
|
|
* Copyright (C) 2011 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/module.h>
|
|
#include <linux/io.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_address.h>
|
|
|
|
#include <mach/at91sam9_smc.h>
|
|
|
|
#include "sam9_smc.h"
|
|
|
|
|
|
#define AT91_SMC_CS(id, n) (smc_base_addr[id] + ((n) * 0x10))
|
|
|
|
static void __iomem *smc_base_addr[2];
|
|
|
|
static void sam9_smc_cs_write_mode(void __iomem *base,
|
|
struct sam9_smc_config *config)
|
|
{
|
|
__raw_writel(config->mode
|
|
| AT91_SMC_TDF_(config->tdf_cycles),
|
|
base + AT91_SMC_MODE);
|
|
}
|
|
|
|
void sam9_smc_write_mode(int id, int cs,
|
|
struct sam9_smc_config *config)
|
|
{
|
|
sam9_smc_cs_write_mode(AT91_SMC_CS(id, cs), config);
|
|
}
|
|
EXPORT_SYMBOL_GPL(sam9_smc_write_mode);
|
|
|
|
static void sam9_smc_cs_configure(void __iomem *base,
|
|
struct sam9_smc_config *config)
|
|
{
|
|
|
|
/* Setup register */
|
|
__raw_writel(AT91_SMC_NWESETUP_(config->nwe_setup)
|
|
| AT91_SMC_NCS_WRSETUP_(config->ncs_write_setup)
|
|
| AT91_SMC_NRDSETUP_(config->nrd_setup)
|
|
| AT91_SMC_NCS_RDSETUP_(config->ncs_read_setup),
|
|
base + AT91_SMC_SETUP);
|
|
|
|
/* Pulse register */
|
|
__raw_writel(AT91_SMC_NWEPULSE_(config->nwe_pulse)
|
|
| AT91_SMC_NCS_WRPULSE_(config->ncs_write_pulse)
|
|
| AT91_SMC_NRDPULSE_(config->nrd_pulse)
|
|
| AT91_SMC_NCS_RDPULSE_(config->ncs_read_pulse),
|
|
base + AT91_SMC_PULSE);
|
|
|
|
/* Cycle register */
|
|
__raw_writel(AT91_SMC_NWECYCLE_(config->write_cycle)
|
|
| AT91_SMC_NRDCYCLE_(config->read_cycle),
|
|
base + AT91_SMC_CYCLE);
|
|
|
|
/* Mode register */
|
|
sam9_smc_cs_write_mode(base, config);
|
|
}
|
|
|
|
void sam9_smc_configure(int id, int cs,
|
|
struct sam9_smc_config *config)
|
|
{
|
|
sam9_smc_cs_configure(AT91_SMC_CS(id, cs), config);
|
|
}
|
|
EXPORT_SYMBOL_GPL(sam9_smc_configure);
|
|
|
|
static void sam9_smc_cs_read_mode(void __iomem *base,
|
|
struct sam9_smc_config *config)
|
|
{
|
|
u32 val = __raw_readl(base + AT91_SMC_MODE);
|
|
|
|
config->mode = (val & ~AT91_SMC_NWECYCLE);
|
|
config->tdf_cycles = (val & AT91_SMC_NWECYCLE) >> 16 ;
|
|
}
|
|
|
|
void sam9_smc_read_mode(int id, int cs,
|
|
struct sam9_smc_config *config)
|
|
{
|
|
sam9_smc_cs_read_mode(AT91_SMC_CS(id, cs), config);
|
|
}
|
|
EXPORT_SYMBOL_GPL(sam9_smc_read_mode);
|
|
|
|
static void sam9_smc_cs_read(void __iomem *base,
|
|
struct sam9_smc_config *config)
|
|
{
|
|
u32 val;
|
|
|
|
/* Setup register */
|
|
val = __raw_readl(base + AT91_SMC_SETUP);
|
|
|
|
config->nwe_setup = val & AT91_SMC_NWESETUP;
|
|
config->ncs_write_setup = (val & AT91_SMC_NCS_WRSETUP) >> 8;
|
|
config->nrd_setup = (val & AT91_SMC_NRDSETUP) >> 16;
|
|
config->ncs_read_setup = (val & AT91_SMC_NCS_RDSETUP) >> 24;
|
|
|
|
/* Pulse register */
|
|
val = __raw_readl(base + AT91_SMC_PULSE);
|
|
|
|
config->nwe_pulse = val & AT91_SMC_NWEPULSE;
|
|
config->ncs_write_pulse = (val & AT91_SMC_NCS_WRPULSE) >> 8;
|
|
config->nrd_pulse = (val & AT91_SMC_NRDPULSE) >> 16;
|
|
config->ncs_read_pulse = (val & AT91_SMC_NCS_RDPULSE) >> 24;
|
|
|
|
/* Cycle register */
|
|
val = __raw_readl(base + AT91_SMC_CYCLE);
|
|
|
|
config->write_cycle = val & AT91_SMC_NWECYCLE;
|
|
config->read_cycle = (val & AT91_SMC_NRDCYCLE) >> 16;
|
|
|
|
/* Mode register */
|
|
sam9_smc_cs_read_mode(base, config);
|
|
}
|
|
|
|
void sam9_smc_read(int id, int cs, struct sam9_smc_config *config)
|
|
{
|
|
sam9_smc_cs_read(AT91_SMC_CS(id, cs), config);
|
|
}
|
|
|
|
void __init at91sam9_ioremap_smc(int id, u32 addr)
|
|
{
|
|
if (id > 1) {
|
|
pr_warn("%s: id > 2\n", __func__);
|
|
return;
|
|
}
|
|
smc_base_addr[id] = ioremap(addr, 512);
|
|
if (!smc_base_addr[id])
|
|
pr_warn("Impossible to ioremap smc.%d 0x%x\n", id, addr);
|
|
}
|