mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
c685841ee1
A new PLL (gpll4) is added on msm8974 PRO devices to support a faster sdc1 clock rate. Add support for this and the two new sdcc cal clocks. Signed-off-by: Stephen Boyd <sboyd@codeaurora.org> Signed-off-by: Mike Turquette <mturquette@linaro.org>
25 lines
589 B
Plaintext
25 lines
589 B
Plaintext
Qualcomm Global Clock & Reset Controller Binding
|
|
------------------------------------------------
|
|
|
|
Required properties :
|
|
- compatible : shall contain only one of the following:
|
|
|
|
"qcom,gcc-apq8064"
|
|
"qcom,gcc-msm8660"
|
|
"qcom,gcc-msm8960"
|
|
"qcom,gcc-msm8974"
|
|
"qcom,gcc-msm8974pro"
|
|
"qcom,gcc-msm8974pro-ac"
|
|
|
|
- reg : shall contain base register location and length
|
|
- #clock-cells : shall contain 1
|
|
- #reset-cells : shall contain 1
|
|
|
|
Example:
|
|
clock-controller@900000 {
|
|
compatible = "qcom,gcc-msm8960";
|
|
reg = <0x900000 0x4000>;
|
|
#clock-cells = <1>;
|
|
#reset-cells = <1>;
|
|
};
|