mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
48c1cd40fa
As HW SGL can be seen as a data format of QM's sqe, we merge sgl code into qm module and rename it as hisi_qm, which reduces the number of module and make the name less generic. This patch also modify the interface of SGL: - Create/free hisi_acc_sgl_pool inside. - Let user to pass the SGE number in one SGL when creating sgl pool, which is better than a unified module parameter for sgl module before. - Modify zip driver according to sgl interface change. Signed-off-by: Zhou Wang <wangzhou1@hisilicon.com> Signed-off-by: Shukun Tan <tanshukun1@huawei.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
34 lines
929 B
Plaintext
34 lines
929 B
Plaintext
# SPDX-License-Identifier: GPL-2.0
|
|
|
|
config CRYPTO_DEV_HISI_SEC
|
|
tristate "Support for Hisilicon SEC crypto block cipher accelerator"
|
|
select CRYPTO_BLKCIPHER
|
|
select CRYPTO_ALGAPI
|
|
select CRYPTO_LIB_DES
|
|
select SG_SPLIT
|
|
depends on ARM64 || COMPILE_TEST
|
|
depends on HAS_IOMEM
|
|
help
|
|
Support for Hisilicon SEC Engine in Hip06 and Hip07
|
|
|
|
To compile this as a module, choose M here: the module
|
|
will be called hisi_sec.
|
|
|
|
config CRYPTO_DEV_HISI_QM
|
|
tristate
|
|
depends on ARM64 || COMPILE_TEST
|
|
depends on PCI && PCI_MSI
|
|
help
|
|
HiSilicon accelerator engines use a common queue management
|
|
interface. Specific engine driver may use this module.
|
|
|
|
config CRYPTO_DEV_HISI_ZIP
|
|
tristate "Support for HiSilicon ZIP accelerator"
|
|
depends on PCI && PCI_MSI
|
|
depends on ARM64 || (COMPILE_TEST && 64BIT)
|
|
depends on !CPU_BIG_ENDIAN || COMPILE_TEST
|
|
select CRYPTO_DEV_HISI_QM
|
|
select SG_SPLIT
|
|
help
|
|
Support for HiSilicon ZIP Driver
|