mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 20:53:53 +08:00
ae2930583c
This fixes several issues with the ethoc network device config. Fisrt off, the compatible property used an obsolete compatibility string; this caused the initialization to be skipped. Next, the register map was not given enough space to allocate ring descriptors, this caused module initialization to abort. Finally, we need to mark this device as big-endian as needed by openrisc. This was tested by me in qemu, the setup is documented on the qemu wiki: https://wiki.qemu.org/Documentation/Platforms/OpenRISC Signed-off-by: Stafford Horne <shorne@gmail.com>
58 lines
1.0 KiB
Plaintext
58 lines
1.0 KiB
Plaintext
// SPDX-License-Identifier: GPL-2.0
|
|
/dts-v1/;
|
|
/ {
|
|
compatible = "opencores,or1ksim";
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
interrupt-parent = <&pic>;
|
|
|
|
aliases {
|
|
uart0 = &serial0;
|
|
};
|
|
|
|
chosen {
|
|
bootargs = "earlycon";
|
|
stdout-path = "uart0:115200";
|
|
};
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
reg = <0x00000000 0x02000000>;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
cpu@0 {
|
|
compatible = "opencores,or1200-rtlsvn481";
|
|
reg = <0>;
|
|
clock-frequency = <20000000>;
|
|
};
|
|
};
|
|
|
|
/*
|
|
* OR1K PIC is built into CPU and accessed via special purpose
|
|
* registers. It is not addressable and, hence, has no 'reg'
|
|
* property.
|
|
*/
|
|
pic: pic {
|
|
compatible = "opencores,or1k-pic";
|
|
#interrupt-cells = <1>;
|
|
interrupt-controller;
|
|
};
|
|
|
|
serial0: serial@90000000 {
|
|
compatible = "opencores,uart16550-rtlsvn105", "ns16550a";
|
|
reg = <0x90000000 0x100>;
|
|
interrupts = <2>;
|
|
clock-frequency = <20000000>;
|
|
};
|
|
|
|
enet0: ethoc@92000000 {
|
|
compatible = "opencores,ethoc";
|
|
reg = <0x92000000 0x800>;
|
|
interrupts = <4>;
|
|
big-endian;
|
|
};
|
|
};
|