mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
740c606e8e
The Lantiq DSL SoCs have an internal networking processor. Add code to read the static clock rate. Signed-off-by: John Crispin <blogic@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/4815/
84 lines
2.2 KiB
C
84 lines
2.2 KiB
C
/*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License version 2 as published
|
|
* by the Free Software Foundation.
|
|
*
|
|
* Copyright (C) 2010 John Crispin <blogic@openwrt.org>
|
|
*/
|
|
|
|
#ifndef _LTQ_CLK_H__
|
|
#define _LTQ_CLK_H__
|
|
|
|
#include <linux/clkdev.h>
|
|
|
|
/* clock speeds */
|
|
#define CLOCK_33M 33333333
|
|
#define CLOCK_60M 60000000
|
|
#define CLOCK_62_5M 62500000
|
|
#define CLOCK_83M 83333333
|
|
#define CLOCK_83_5M 83500000
|
|
#define CLOCK_98_304M 98304000
|
|
#define CLOCK_100M 100000000
|
|
#define CLOCK_111M 111111111
|
|
#define CLOCK_125M 125000000
|
|
#define CLOCK_133M 133333333
|
|
#define CLOCK_150M 150000000
|
|
#define CLOCK_166M 166666666
|
|
#define CLOCK_167M 166666667
|
|
#define CLOCK_196_608M 196608000
|
|
#define CLOCK_200M 200000000
|
|
#define CLOCK_222M 222000000
|
|
#define CLOCK_240M 240000000
|
|
#define CLOCK_250M 250000000
|
|
#define CLOCK_266M 266666666
|
|
#define CLOCK_300M 300000000
|
|
#define CLOCK_333M 333333333
|
|
#define CLOCK_393M 393215332
|
|
#define CLOCK_400M 400000000
|
|
#define CLOCK_450M 450000000
|
|
#define CLOCK_500M 500000000
|
|
#define CLOCK_600M 600000000
|
|
|
|
/* clock out speeds */
|
|
#define CLOCK_32_768K 32768
|
|
#define CLOCK_1_536M 1536000
|
|
#define CLOCK_2_5M 2500000
|
|
#define CLOCK_12M 12000000
|
|
#define CLOCK_24M 24000000
|
|
#define CLOCK_25M 25000000
|
|
#define CLOCK_30M 30000000
|
|
#define CLOCK_40M 40000000
|
|
#define CLOCK_48M 48000000
|
|
#define CLOCK_50M 50000000
|
|
#define CLOCK_60M 60000000
|
|
|
|
struct clk {
|
|
struct clk_lookup cl;
|
|
unsigned long rate;
|
|
unsigned long *rates;
|
|
unsigned int module;
|
|
unsigned int bits;
|
|
unsigned long (*get_rate) (void);
|
|
int (*enable) (struct clk *clk);
|
|
void (*disable) (struct clk *clk);
|
|
int (*activate) (struct clk *clk);
|
|
void (*deactivate) (struct clk *clk);
|
|
void (*reboot) (struct clk *clk);
|
|
};
|
|
|
|
extern void clkdev_add_static(unsigned long cpu, unsigned long fpi,
|
|
unsigned long io, unsigned long ppe);
|
|
|
|
extern unsigned long ltq_danube_cpu_hz(void);
|
|
extern unsigned long ltq_danube_fpi_hz(void);
|
|
extern unsigned long ltq_danube_pp32_hz(void);
|
|
|
|
extern unsigned long ltq_ar9_cpu_hz(void);
|
|
extern unsigned long ltq_ar9_fpi_hz(void);
|
|
|
|
extern unsigned long ltq_vr9_cpu_hz(void);
|
|
extern unsigned long ltq_vr9_fpi_hz(void);
|
|
extern unsigned long ltq_vr9_pp32_hz(void);
|
|
|
|
#endif
|