mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
0d6d82b671
SH7705 in extended cache mode has some left-over VALID_PAGE() cruft that it checks when doing lazy dcache write-back. This has been gone for some time (the last bits were in the discontig code, which should now also be gone -- this also fixes up a build error in the non-discontig case). pfn_valid() gives the desired behaviour, so we switch to that. Signed-off-by: Paul Mundt <lethal@linux-sh.org> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
98 lines
2.3 KiB
C
98 lines
2.3 KiB
C
/*
|
|
* arch/sh/mm/tlb-sh3.c
|
|
*
|
|
* SH-3 specific TLB operations
|
|
*
|
|
* Copyright (C) 1999 Niibe Yutaka
|
|
* Copyright (C) 2002 Paul Mundt
|
|
*
|
|
* Released under the terms of the GNU GPL v2.0.
|
|
*/
|
|
#include <linux/signal.h>
|
|
#include <linux/sched.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/string.h>
|
|
#include <linux/types.h>
|
|
#include <linux/ptrace.h>
|
|
#include <linux/mman.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/smp.h>
|
|
#include <linux/smp_lock.h>
|
|
#include <linux/interrupt.h>
|
|
|
|
#include <asm/system.h>
|
|
#include <asm/io.h>
|
|
#include <asm/uaccess.h>
|
|
#include <asm/pgalloc.h>
|
|
#include <asm/mmu_context.h>
|
|
#include <asm/cacheflush.h>
|
|
|
|
void update_mmu_cache(struct vm_area_struct * vma,
|
|
unsigned long address, pte_t pte)
|
|
{
|
|
unsigned long flags;
|
|
unsigned long pteval;
|
|
unsigned long vpn;
|
|
|
|
/* Ptrace may call this routine. */
|
|
if (vma && current->active_mm != vma->vm_mm)
|
|
return;
|
|
|
|
#if defined(CONFIG_SH7705_CACHE_32KB)
|
|
{
|
|
struct page *page = pte_page(pte);
|
|
unsigned long pfn = pte_pfn(pte);
|
|
|
|
if (pfn_valid(pfn) && !test_bit(PG_mapped, &page->flags)) {
|
|
unsigned long phys = pte_val(pte) & PTE_PHYS_MASK;
|
|
|
|
__flush_wback_region((void *)P1SEGADDR(phys),
|
|
PAGE_SIZE);
|
|
__set_bit(PG_mapped, &page->flags);
|
|
}
|
|
}
|
|
#endif
|
|
|
|
local_irq_save(flags);
|
|
|
|
/* Set PTEH register */
|
|
vpn = (address & MMU_VPN_MASK) | get_asid();
|
|
ctrl_outl(vpn, MMU_PTEH);
|
|
|
|
pteval = pte_val(pte);
|
|
|
|
/* Set PTEL register */
|
|
pteval &= _PAGE_FLAGS_HARDWARE_MASK; /* drop software flags */
|
|
/* conveniently, we want all the software flags to be 0 anyway */
|
|
ctrl_outl(pteval, MMU_PTEL);
|
|
|
|
/* Load the TLB */
|
|
asm volatile("ldtlb": /* no output */ : /* no input */ : "memory");
|
|
local_irq_restore(flags);
|
|
}
|
|
|
|
void __flush_tlb_page(unsigned long asid, unsigned long page)
|
|
{
|
|
unsigned long addr, data;
|
|
int i, ways = MMU_NTLB_WAYS;
|
|
|
|
/*
|
|
* NOTE: PTEH.ASID should be set to this MM
|
|
* _AND_ we need to write ASID to the array.
|
|
*
|
|
* It would be simple if we didn't need to set PTEH.ASID...
|
|
*/
|
|
addr = MMU_TLB_ADDRESS_ARRAY | (page & 0x1F000);
|
|
data = (page & 0xfffe0000) | asid; /* VALID bit is off */
|
|
|
|
if ((cpu_data->flags & CPU_HAS_MMU_PAGE_ASSOC)) {
|
|
addr |= MMU_PAGE_ASSOC_BIT;
|
|
ways = 1; /* we already know the way .. */
|
|
}
|
|
|
|
for (i = 0; i < ways; i++)
|
|
ctrl_outl(data, addr + (i << 8));
|
|
}
|
|
|