mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 12:43:55 +08:00
9ce2746304
Re-parenting to intermediate clock is supported now by the clock driver and thus there is no need in a customized CPUFreq driver, all that code is common for both Tegra20 and Tegra30. The available CPU freqs are now specified in device-tree in a form of OPPs, all users should update their device-trees. Acked-by: Viresh Kumar <viresh.kumar@linaro.org> Acked-by: Peter De Schrijver <pdeschrijver@nvidia.com> Tested-by: Peter Geis <pgwipeout@gmail.com> Tested-by: Marcel Ziswiler <marcel@ziswiler.com> Tested-by: Jasper Korten <jja2000@gmail.com> Tested-by: David Heidelberg <david@ixit.cz> Tested-by: Nicolas Chauvet <kwizart@gmail.com> Signed-off-by: Dmitry Osipenko <digetx@gmail.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
117 lines
2.8 KiB
C
117 lines
2.8 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2010 Google, Inc.
|
|
*
|
|
* Author:
|
|
* Colin Cross <ccross@google.com>
|
|
* Based on arch/arm/plat-omap/cpu-omap.c, (C) 2005 Nokia Corporation
|
|
*/
|
|
|
|
#include <linux/bits.h>
|
|
#include <linux/cpu.h>
|
|
#include <linux/err.h>
|
|
#include <linux/init.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of_device.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/pm_opp.h>
|
|
#include <linux/types.h>
|
|
|
|
#include <soc/tegra/common.h>
|
|
#include <soc/tegra/fuse.h>
|
|
|
|
static bool cpu0_node_has_opp_v2_prop(void)
|
|
{
|
|
struct device_node *np = of_cpu_device_node_get(0);
|
|
bool ret = false;
|
|
|
|
if (of_get_property(np, "operating-points-v2", NULL))
|
|
ret = true;
|
|
|
|
of_node_put(np);
|
|
return ret;
|
|
}
|
|
|
|
static int tegra20_cpufreq_probe(struct platform_device *pdev)
|
|
{
|
|
struct platform_device *cpufreq_dt;
|
|
struct opp_table *opp_table;
|
|
struct device *cpu_dev;
|
|
u32 versions[2];
|
|
int err;
|
|
|
|
if (!cpu0_node_has_opp_v2_prop()) {
|
|
dev_err(&pdev->dev, "operating points not found\n");
|
|
dev_err(&pdev->dev, "please update your device tree\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (of_machine_is_compatible("nvidia,tegra20")) {
|
|
versions[0] = BIT(tegra_sku_info.cpu_process_id);
|
|
versions[1] = BIT(tegra_sku_info.soc_speedo_id);
|
|
} else {
|
|
versions[0] = BIT(tegra_sku_info.cpu_process_id);
|
|
versions[1] = BIT(tegra_sku_info.cpu_speedo_id);
|
|
}
|
|
|
|
dev_info(&pdev->dev, "hardware version 0x%x 0x%x\n",
|
|
versions[0], versions[1]);
|
|
|
|
cpu_dev = get_cpu_device(0);
|
|
if (WARN_ON(!cpu_dev))
|
|
return -ENODEV;
|
|
|
|
opp_table = dev_pm_opp_set_supported_hw(cpu_dev, versions, 2);
|
|
err = PTR_ERR_OR_ZERO(opp_table);
|
|
if (err) {
|
|
dev_err(&pdev->dev, "failed to set supported hw: %d\n", err);
|
|
return err;
|
|
}
|
|
|
|
cpufreq_dt = platform_device_register_simple("cpufreq-dt", -1, NULL, 0);
|
|
err = PTR_ERR_OR_ZERO(cpufreq_dt);
|
|
if (err) {
|
|
dev_err(&pdev->dev,
|
|
"failed to create cpufreq-dt device: %d\n", err);
|
|
goto err_put_supported_hw;
|
|
}
|
|
|
|
platform_set_drvdata(pdev, cpufreq_dt);
|
|
|
|
return 0;
|
|
|
|
err_put_supported_hw:
|
|
dev_pm_opp_put_supported_hw(opp_table);
|
|
|
|
return err;
|
|
}
|
|
|
|
static int tegra20_cpufreq_remove(struct platform_device *pdev)
|
|
{
|
|
struct platform_device *cpufreq_dt;
|
|
struct opp_table *opp_table;
|
|
|
|
cpufreq_dt = platform_get_drvdata(pdev);
|
|
platform_device_unregister(cpufreq_dt);
|
|
|
|
opp_table = dev_pm_opp_get_opp_table(get_cpu_device(0));
|
|
dev_pm_opp_put_supported_hw(opp_table);
|
|
dev_pm_opp_put_opp_table(opp_table);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver tegra20_cpufreq_driver = {
|
|
.probe = tegra20_cpufreq_probe,
|
|
.remove = tegra20_cpufreq_remove,
|
|
.driver = {
|
|
.name = "tegra20-cpufreq",
|
|
},
|
|
};
|
|
module_platform_driver(tegra20_cpufreq_driver);
|
|
|
|
MODULE_ALIAS("platform:tegra20-cpufreq");
|
|
MODULE_AUTHOR("Colin Cross <ccross@android.com>");
|
|
MODULE_DESCRIPTION("NVIDIA Tegra20 cpufreq driver");
|
|
MODULE_LICENSE("GPL");
|