mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 07:34:06 +08:00
783ab76ae5
With the A80 SoC, Allwinner grouped and moved some subsystem specific clock controls to a separate address space, and possibly separate hardware block. One such subsystem is the display engine. The main clock control unit now only has 1 set of bus gate, dram gate, module clock, and reset control for the entire display subsystem. These feed into a secondary clock control unit, which has controls for each individual module of the display pipeline. This block is not documented in the user manual. Allwinner's kernel was used as the reference. Add support for the display engine clock controls found on the A80. Signed-off-by: Chen-Yu Tsai <wens@csie.org> Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
34 lines
988 B
C
34 lines
988 B
C
/*
|
|
* Copyright 2016 Chen-Yu Tsai
|
|
*
|
|
* Chen-Yu Tsai <wens@csie.org>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#ifndef _CCU_SUN9I_A80_DE_H_
|
|
#define _CCU_SUN9I_A80_DE_H_
|
|
|
|
#include <dt-bindings/clock/sun9i-a80-de.h>
|
|
#include <dt-bindings/reset/sun9i-a80-de.h>
|
|
|
|
/* Intermediary clock dividers are not exported */
|
|
#define CLK_FE0_DIV 31
|
|
#define CLK_FE1_DIV 32
|
|
#define CLK_FE2_DIV 33
|
|
#define CLK_BE0_DIV 34
|
|
#define CLK_BE1_DIV 35
|
|
#define CLK_BE2_DIV 36
|
|
|
|
#define CLK_NUMBER (CLK_BE2_DIV + 1)
|
|
|
|
#endif /* _CCU_SUN9I_A80_DE_H_ */
|