mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 20:53:53 +08:00
01dae0f08d
* proper initialization of boot_cpu_id (no hardcoding to 0) * use boot_cpu_id index to address into the IRQ controller where appropriate Each CPU has a separate set of IRQ controller registers, this patch makes sure that the boot-cpu registers are used instead of CPU0's. Signed-off-by: Daniel Hellstrom <daniel@gaisler.com> Signed-off-by: David S. Miller <davem@davemloft.net>
1327 lines
44 KiB
ArmAsm
1327 lines
44 KiB
ArmAsm
/*
|
|
* head.S: The initial boot code for the Sparc port of Linux.
|
|
*
|
|
* Copyright (C) 1995 David S. Miller (davem@caip.rutgers.edu)
|
|
* Copyright (C) 1995,1999 Pete Zaitcev (zaitcev@yahoo.com)
|
|
* Copyright (C) 1996 Miguel de Icaza (miguel@nuclecu.unam.mx)
|
|
* Copyright (C) 1997 Jakub Jelinek (jj@sunsite.mff.cuni.cz)
|
|
* Copyright (C) 1997 Michael A. Griffith (grif@acm.org)
|
|
*
|
|
* CompactPCI platform by Eric Brower, 1999.
|
|
*/
|
|
|
|
#include <linux/version.h>
|
|
#include <linux/init.h>
|
|
|
|
#include <asm/head.h>
|
|
#include <asm/asi.h>
|
|
#include <asm/contregs.h>
|
|
#include <asm/ptrace.h>
|
|
#include <asm/psr.h>
|
|
#include <asm/page.h>
|
|
#include <asm/kdebug.h>
|
|
#include <asm/winmacro.h>
|
|
#include <asm/thread_info.h> /* TI_UWINMASK */
|
|
#include <asm/errno.h>
|
|
#include <asm/pgtsrmmu.h> /* SRMMU_PGDIR_SHIFT */
|
|
|
|
.data
|
|
/*
|
|
* The following are used with the prom_vector node-ops to figure out
|
|
* the cpu-type
|
|
*/
|
|
|
|
.align 4
|
|
cputyp:
|
|
.word 1
|
|
|
|
.align 4
|
|
.globl cputypval
|
|
cputypval:
|
|
.asciz "sun4c"
|
|
.ascii " "
|
|
|
|
cputypvalend:
|
|
cputypvallen = cputypvar - cputypval
|
|
|
|
.align 4
|
|
/*
|
|
* Sun people can't spell worth damn. "compatability" indeed.
|
|
* At least we *know* we can't spell, and use a spell-checker.
|
|
*/
|
|
|
|
/* Uh, actually Linus it is I who cannot spell. Too much murky
|
|
* Sparc assembly will do this to ya.
|
|
*/
|
|
cputypvar:
|
|
.asciz "compatability"
|
|
|
|
/* Tested on SS-5, SS-10. Probably someone at Sun applied a spell-checker. */
|
|
.align 4
|
|
cputypvar_sun4m:
|
|
.asciz "compatible"
|
|
|
|
.align 4
|
|
|
|
sun4_notsup:
|
|
.asciz "Sparc-Linux sun4 support does no longer exist.\n\n"
|
|
.align 4
|
|
|
|
sun4e_notsup:
|
|
.asciz "Sparc-Linux sun4e support does not exist\n\n"
|
|
.align 4
|
|
|
|
/* The Sparc trap table, bootloader gives us control at _start. */
|
|
__HEAD
|
|
.globl _stext, _start, __stext
|
|
.globl trapbase
|
|
_start: /* danger danger */
|
|
__stext:
|
|
_stext:
|
|
trapbase:
|
|
#ifdef CONFIG_SMP
|
|
trapbase_cpu0:
|
|
#endif
|
|
/* We get control passed to us here at t_zero. */
|
|
t_zero: b gokernel; nop; nop; nop;
|
|
t_tflt: SPARC_TFAULT /* Inst. Access Exception */
|
|
t_bins: TRAP_ENTRY(0x2, bad_instruction) /* Illegal Instruction */
|
|
t_pins: TRAP_ENTRY(0x3, priv_instruction) /* Privileged Instruction */
|
|
t_fpd: TRAP_ENTRY(0x4, fpd_trap_handler) /* Floating Point Disabled */
|
|
t_wovf: WINDOW_SPILL /* Window Overflow */
|
|
t_wunf: WINDOW_FILL /* Window Underflow */
|
|
t_mna: TRAP_ENTRY(0x7, mna_handler) /* Memory Address Not Aligned */
|
|
t_fpe: TRAP_ENTRY(0x8, fpe_trap_handler) /* Floating Point Exception */
|
|
t_dflt: SPARC_DFAULT /* Data Miss Exception */
|
|
t_tio: TRAP_ENTRY(0xa, do_tag_overflow) /* Tagged Instruction Ovrflw */
|
|
t_wpt: TRAP_ENTRY(0xb, do_watchpoint) /* Watchpoint Detected */
|
|
t_badc: BAD_TRAP(0xc) BAD_TRAP(0xd) BAD_TRAP(0xe) BAD_TRAP(0xf) BAD_TRAP(0x10)
|
|
t_irq1: TRAP_ENTRY_INTERRUPT(1) /* IRQ Software/SBUS Level 1 */
|
|
t_irq2: TRAP_ENTRY_INTERRUPT(2) /* IRQ SBUS Level 2 */
|
|
t_irq3: TRAP_ENTRY_INTERRUPT(3) /* IRQ SCSI/DMA/SBUS Level 3 */
|
|
t_irq4: TRAP_ENTRY_INTERRUPT(4) /* IRQ Software Level 4 */
|
|
t_irq5: TRAP_ENTRY_INTERRUPT(5) /* IRQ SBUS/Ethernet Level 5 */
|
|
t_irq6: TRAP_ENTRY_INTERRUPT(6) /* IRQ Software Level 6 */
|
|
t_irq7: TRAP_ENTRY_INTERRUPT(7) /* IRQ Video/SBUS Level 5 */
|
|
t_irq8: TRAP_ENTRY_INTERRUPT(8) /* IRQ SBUS Level 6 */
|
|
t_irq9: TRAP_ENTRY_INTERRUPT(9) /* IRQ SBUS Level 7 */
|
|
t_irq10:TRAP_ENTRY_INTERRUPT(10) /* IRQ Timer #1 (one we use) */
|
|
t_irq11:TRAP_ENTRY_INTERRUPT(11) /* IRQ Floppy Intr. */
|
|
t_irq12:TRAP_ENTRY_INTERRUPT(12) /* IRQ Zilog serial chip */
|
|
t_irq13:TRAP_ENTRY_INTERRUPT(13) /* IRQ Audio Intr. */
|
|
t_irq14:TRAP_ENTRY_INTERRUPT(14) /* IRQ Timer #2 */
|
|
.globl t_nmi
|
|
#ifndef CONFIG_SMP
|
|
t_nmi: NMI_TRAP /* Level 15 (NMI) */
|
|
#else
|
|
t_nmi: TRAP_ENTRY(0x1f, linux_trap_ipi15_sun4m)
|
|
#endif
|
|
t_racc: TRAP_ENTRY(0x20, do_reg_access) /* General Register Access Error */
|
|
t_iacce:BAD_TRAP(0x21) /* Instr Access Error */
|
|
t_bad22:BAD_TRAP(0x22) BAD_TRAP(0x23)
|
|
t_cpdis:TRAP_ENTRY(0x24, do_cp_disabled) /* Co-Processor Disabled */
|
|
t_uflsh:SKIP_TRAP(0x25, unimp_flush) /* Unimplemented FLUSH inst. */
|
|
t_bad26:BAD_TRAP(0x26) BAD_TRAP(0x27)
|
|
t_cpexc:TRAP_ENTRY(0x28, do_cp_exception) /* Co-Processor Exception */
|
|
t_dacce:SPARC_DFAULT /* Data Access Error */
|
|
t_hwdz: TRAP_ENTRY(0x2a, do_hw_divzero) /* Division by zero, you lose... */
|
|
t_dserr:BAD_TRAP(0x2b) /* Data Store Error */
|
|
t_daccm:BAD_TRAP(0x2c) /* Data Access MMU-Miss */
|
|
t_bad2d:BAD_TRAP(0x2d) BAD_TRAP(0x2e) BAD_TRAP(0x2f) BAD_TRAP(0x30) BAD_TRAP(0x31)
|
|
t_bad32:BAD_TRAP(0x32) BAD_TRAP(0x33) BAD_TRAP(0x34) BAD_TRAP(0x35) BAD_TRAP(0x36)
|
|
t_bad37:BAD_TRAP(0x37) BAD_TRAP(0x38) BAD_TRAP(0x39) BAD_TRAP(0x3a) BAD_TRAP(0x3b)
|
|
t_iaccm:BAD_TRAP(0x3c) /* Instr Access MMU-Miss */
|
|
t_bad3d:BAD_TRAP(0x3d) BAD_TRAP(0x3e) BAD_TRAP(0x3f) BAD_TRAP(0x40) BAD_TRAP(0x41)
|
|
t_bad42:BAD_TRAP(0x42) BAD_TRAP(0x43) BAD_TRAP(0x44) BAD_TRAP(0x45) BAD_TRAP(0x46)
|
|
t_bad47:BAD_TRAP(0x47) BAD_TRAP(0x48) BAD_TRAP(0x49) BAD_TRAP(0x4a) BAD_TRAP(0x4b)
|
|
t_bad4c:BAD_TRAP(0x4c) BAD_TRAP(0x4d) BAD_TRAP(0x4e) BAD_TRAP(0x4f) BAD_TRAP(0x50)
|
|
t_bad51:BAD_TRAP(0x51) BAD_TRAP(0x52) BAD_TRAP(0x53) BAD_TRAP(0x54) BAD_TRAP(0x55)
|
|
t_bad56:BAD_TRAP(0x56) BAD_TRAP(0x57) BAD_TRAP(0x58) BAD_TRAP(0x59) BAD_TRAP(0x5a)
|
|
t_bad5b:BAD_TRAP(0x5b) BAD_TRAP(0x5c) BAD_TRAP(0x5d) BAD_TRAP(0x5e) BAD_TRAP(0x5f)
|
|
t_bad60:BAD_TRAP(0x60) BAD_TRAP(0x61) BAD_TRAP(0x62) BAD_TRAP(0x63) BAD_TRAP(0x64)
|
|
t_bad65:BAD_TRAP(0x65) BAD_TRAP(0x66) BAD_TRAP(0x67) BAD_TRAP(0x68) BAD_TRAP(0x69)
|
|
t_bad6a:BAD_TRAP(0x6a) BAD_TRAP(0x6b) BAD_TRAP(0x6c) BAD_TRAP(0x6d) BAD_TRAP(0x6e)
|
|
t_bad6f:BAD_TRAP(0x6f) BAD_TRAP(0x70) BAD_TRAP(0x71) BAD_TRAP(0x72) BAD_TRAP(0x73)
|
|
t_bad74:BAD_TRAP(0x74) BAD_TRAP(0x75) BAD_TRAP(0x76) BAD_TRAP(0x77) BAD_TRAP(0x78)
|
|
t_bad79:BAD_TRAP(0x79) BAD_TRAP(0x7a) BAD_TRAP(0x7b) BAD_TRAP(0x7c) BAD_TRAP(0x7d)
|
|
t_bad7e:BAD_TRAP(0x7e) BAD_TRAP(0x7f)
|
|
t_bad80:BAD_TRAP(0x80) /* SunOS System Call */
|
|
t_sbkpt:BREAKPOINT_TRAP /* Software Breakpoint/KGDB */
|
|
t_divz: TRAP_ENTRY(0x82, do_hw_divzero) /* Divide by zero trap */
|
|
t_flwin:TRAP_ENTRY(0x83, do_flush_windows) /* Flush Windows Trap */
|
|
t_clwin:BAD_TRAP(0x84) /* Clean Windows Trap */
|
|
t_rchk: BAD_TRAP(0x85) /* Range Check */
|
|
t_funal:BAD_TRAP(0x86) /* Fix Unaligned Access Trap */
|
|
t_iovf: BAD_TRAP(0x87) /* Integer Overflow Trap */
|
|
t_bad88:BAD_TRAP(0x88) /* Slowaris System Call */
|
|
t_bad89:BAD_TRAP(0x89) /* Net-B.S. System Call */
|
|
t_bad8a:BAD_TRAP(0x8a) BAD_TRAP(0x8b) BAD_TRAP(0x8c) BAD_TRAP(0x8d) BAD_TRAP(0x8e)
|
|
t_bad8f:BAD_TRAP(0x8f)
|
|
t_linux:LINUX_SYSCALL_TRAP /* Linux System Call */
|
|
t_bad91:BAD_TRAP(0x91) BAD_TRAP(0x92) BAD_TRAP(0x93) BAD_TRAP(0x94) BAD_TRAP(0x95)
|
|
t_bad96:BAD_TRAP(0x96) BAD_TRAP(0x97) BAD_TRAP(0x98) BAD_TRAP(0x99) BAD_TRAP(0x9a)
|
|
t_bad9b:BAD_TRAP(0x9b) BAD_TRAP(0x9c) BAD_TRAP(0x9d) BAD_TRAP(0x9e) BAD_TRAP(0x9f)
|
|
t_getcc:GETCC_TRAP /* Get Condition Codes */
|
|
t_setcc:SETCC_TRAP /* Set Condition Codes */
|
|
t_getpsr:GETPSR_TRAP /* Get PSR Register */
|
|
t_bada3:BAD_TRAP(0xa3) BAD_TRAP(0xa4) BAD_TRAP(0xa5) BAD_TRAP(0xa6)
|
|
t_bada7:BAD_TRAP(0xa7)
|
|
t_bada8:BAD_TRAP(0xa8) BAD_TRAP(0xa9) BAD_TRAP(0xaa) BAD_TRAP(0xab)
|
|
t_badac:BAD_TRAP(0xac) BAD_TRAP(0xad) BAD_TRAP(0xae) BAD_TRAP(0xaf) BAD_TRAP(0xb0)
|
|
t_badb1:BAD_TRAP(0xb1) BAD_TRAP(0xb2) BAD_TRAP(0xb3) BAD_TRAP(0xb4) BAD_TRAP(0xb5)
|
|
t_badb6:BAD_TRAP(0xb6) BAD_TRAP(0xb7) BAD_TRAP(0xb8) BAD_TRAP(0xb9) BAD_TRAP(0xba)
|
|
t_badbb:BAD_TRAP(0xbb) BAD_TRAP(0xbc) BAD_TRAP(0xbd) BAD_TRAP(0xbe) BAD_TRAP(0xbf)
|
|
t_badc0:BAD_TRAP(0xc0) BAD_TRAP(0xc1) BAD_TRAP(0xc2) BAD_TRAP(0xc3) BAD_TRAP(0xc4)
|
|
t_badc5:BAD_TRAP(0xc5) BAD_TRAP(0xc6) BAD_TRAP(0xc7) BAD_TRAP(0xc8) BAD_TRAP(0xc9)
|
|
t_badca:BAD_TRAP(0xca) BAD_TRAP(0xcb) BAD_TRAP(0xcc) BAD_TRAP(0xcd) BAD_TRAP(0xce)
|
|
t_badcf:BAD_TRAP(0xcf) BAD_TRAP(0xd0) BAD_TRAP(0xd1) BAD_TRAP(0xd2) BAD_TRAP(0xd3)
|
|
t_badd4:BAD_TRAP(0xd4) BAD_TRAP(0xd5) BAD_TRAP(0xd6) BAD_TRAP(0xd7) BAD_TRAP(0xd8)
|
|
t_badd9:BAD_TRAP(0xd9) BAD_TRAP(0xda) BAD_TRAP(0xdb) BAD_TRAP(0xdc) BAD_TRAP(0xdd)
|
|
t_badde:BAD_TRAP(0xde) BAD_TRAP(0xdf) BAD_TRAP(0xe0) BAD_TRAP(0xe1) BAD_TRAP(0xe2)
|
|
t_bade3:BAD_TRAP(0xe3) BAD_TRAP(0xe4) BAD_TRAP(0xe5) BAD_TRAP(0xe6) BAD_TRAP(0xe7)
|
|
t_bade8:BAD_TRAP(0xe8) BAD_TRAP(0xe9) BAD_TRAP(0xea) BAD_TRAP(0xeb) BAD_TRAP(0xec)
|
|
t_baded:BAD_TRAP(0xed) BAD_TRAP(0xee) BAD_TRAP(0xef) BAD_TRAP(0xf0) BAD_TRAP(0xf1)
|
|
t_badf2:BAD_TRAP(0xf2) BAD_TRAP(0xf3) BAD_TRAP(0xf4) BAD_TRAP(0xf5) BAD_TRAP(0xf6)
|
|
t_badf7:BAD_TRAP(0xf7) BAD_TRAP(0xf8) BAD_TRAP(0xf9) BAD_TRAP(0xfa) BAD_TRAP(0xfb)
|
|
t_badfc:BAD_TRAP(0xfc)
|
|
t_kgdb: KGDB_TRAP(0xfd)
|
|
dbtrap: BAD_TRAP(0xfe) /* Debugger/PROM breakpoint #1 */
|
|
dbtrap2:BAD_TRAP(0xff) /* Debugger/PROM breakpoint #2 */
|
|
|
|
.globl end_traptable
|
|
end_traptable:
|
|
|
|
#ifdef CONFIG_SMP
|
|
/* Trap tables for the other cpus. */
|
|
.globl trapbase_cpu1, trapbase_cpu2, trapbase_cpu3
|
|
trapbase_cpu1:
|
|
BAD_TRAP(0x0) SRMMU_TFAULT TRAP_ENTRY(0x2, bad_instruction)
|
|
TRAP_ENTRY(0x3, priv_instruction) TRAP_ENTRY(0x4, fpd_trap_handler)
|
|
WINDOW_SPILL WINDOW_FILL TRAP_ENTRY(0x7, mna_handler)
|
|
TRAP_ENTRY(0x8, fpe_trap_handler) SRMMU_DFAULT
|
|
TRAP_ENTRY(0xa, do_tag_overflow) TRAP_ENTRY(0xb, do_watchpoint)
|
|
BAD_TRAP(0xc) BAD_TRAP(0xd) BAD_TRAP(0xe) BAD_TRAP(0xf) BAD_TRAP(0x10)
|
|
TRAP_ENTRY_INTERRUPT(1) TRAP_ENTRY_INTERRUPT(2)
|
|
TRAP_ENTRY_INTERRUPT(3) TRAP_ENTRY_INTERRUPT(4)
|
|
TRAP_ENTRY_INTERRUPT(5) TRAP_ENTRY_INTERRUPT(6)
|
|
TRAP_ENTRY_INTERRUPT(7) TRAP_ENTRY_INTERRUPT(8)
|
|
TRAP_ENTRY_INTERRUPT(9) TRAP_ENTRY_INTERRUPT(10)
|
|
TRAP_ENTRY_INTERRUPT(11) TRAP_ENTRY_INTERRUPT(12)
|
|
TRAP_ENTRY_INTERRUPT(13) TRAP_ENTRY_INTERRUPT(14)
|
|
TRAP_ENTRY(0x1f, linux_trap_ipi15_sun4m)
|
|
TRAP_ENTRY(0x20, do_reg_access) BAD_TRAP(0x21) BAD_TRAP(0x22)
|
|
BAD_TRAP(0x23) TRAP_ENTRY(0x24, do_cp_disabled) SKIP_TRAP(0x25, unimp_flush)
|
|
BAD_TRAP(0x26) BAD_TRAP(0x27) TRAP_ENTRY(0x28, do_cp_exception)
|
|
SRMMU_DFAULT TRAP_ENTRY(0x2a, do_hw_divzero) BAD_TRAP(0x2b) BAD_TRAP(0x2c)
|
|
BAD_TRAP(0x2d) BAD_TRAP(0x2e) BAD_TRAP(0x2f) BAD_TRAP(0x30) BAD_TRAP(0x31)
|
|
BAD_TRAP(0x32) BAD_TRAP(0x33) BAD_TRAP(0x34) BAD_TRAP(0x35) BAD_TRAP(0x36)
|
|
BAD_TRAP(0x37) BAD_TRAP(0x38) BAD_TRAP(0x39) BAD_TRAP(0x3a) BAD_TRAP(0x3b)
|
|
BAD_TRAP(0x3c) BAD_TRAP(0x3d) BAD_TRAP(0x3e) BAD_TRAP(0x3f) BAD_TRAP(0x40)
|
|
BAD_TRAP(0x41) BAD_TRAP(0x42) BAD_TRAP(0x43) BAD_TRAP(0x44) BAD_TRAP(0x45)
|
|
BAD_TRAP(0x46) BAD_TRAP(0x47) BAD_TRAP(0x48) BAD_TRAP(0x49) BAD_TRAP(0x4a)
|
|
BAD_TRAP(0x4b) BAD_TRAP(0x4c) BAD_TRAP(0x4d) BAD_TRAP(0x4e) BAD_TRAP(0x4f)
|
|
BAD_TRAP(0x50)
|
|
BAD_TRAP(0x51) BAD_TRAP(0x52) BAD_TRAP(0x53) BAD_TRAP(0x54) BAD_TRAP(0x55)
|
|
BAD_TRAP(0x56) BAD_TRAP(0x57) BAD_TRAP(0x58) BAD_TRAP(0x59) BAD_TRAP(0x5a)
|
|
BAD_TRAP(0x5b) BAD_TRAP(0x5c) BAD_TRAP(0x5d) BAD_TRAP(0x5e) BAD_TRAP(0x5f)
|
|
BAD_TRAP(0x60) BAD_TRAP(0x61) BAD_TRAP(0x62) BAD_TRAP(0x63) BAD_TRAP(0x64)
|
|
BAD_TRAP(0x65) BAD_TRAP(0x66) BAD_TRAP(0x67) BAD_TRAP(0x68) BAD_TRAP(0x69)
|
|
BAD_TRAP(0x6a) BAD_TRAP(0x6b) BAD_TRAP(0x6c) BAD_TRAP(0x6d) BAD_TRAP(0x6e)
|
|
BAD_TRAP(0x6f) BAD_TRAP(0x70) BAD_TRAP(0x71) BAD_TRAP(0x72) BAD_TRAP(0x73)
|
|
BAD_TRAP(0x74) BAD_TRAP(0x75) BAD_TRAP(0x76) BAD_TRAP(0x77) BAD_TRAP(0x78)
|
|
BAD_TRAP(0x79) BAD_TRAP(0x7a) BAD_TRAP(0x7b) BAD_TRAP(0x7c) BAD_TRAP(0x7d)
|
|
BAD_TRAP(0x7e) BAD_TRAP(0x7f)
|
|
BAD_TRAP(0x80)
|
|
BREAKPOINT_TRAP
|
|
TRAP_ENTRY(0x82, do_hw_divzero)
|
|
TRAP_ENTRY(0x83, do_flush_windows) BAD_TRAP(0x84) BAD_TRAP(0x85)
|
|
BAD_TRAP(0x86) BAD_TRAP(0x87) BAD_TRAP(0x88)
|
|
BAD_TRAP(0x89) BAD_TRAP(0x8a) BAD_TRAP(0x8b) BAD_TRAP(0x8c)
|
|
BAD_TRAP(0x8d) BAD_TRAP(0x8e) BAD_TRAP(0x8f)
|
|
LINUX_SYSCALL_TRAP BAD_TRAP(0x91) BAD_TRAP(0x92) BAD_TRAP(0x93) BAD_TRAP(0x94)
|
|
BAD_TRAP(0x95) BAD_TRAP(0x96) BAD_TRAP(0x97) BAD_TRAP(0x98) BAD_TRAP(0x99)
|
|
BAD_TRAP(0x9a) BAD_TRAP(0x9b) BAD_TRAP(0x9c) BAD_TRAP(0x9d) BAD_TRAP(0x9e)
|
|
BAD_TRAP(0x9f) GETCC_TRAP SETCC_TRAP GETPSR_TRAP
|
|
BAD_TRAP(0xa3) BAD_TRAP(0xa4) BAD_TRAP(0xa5) BAD_TRAP(0xa6)
|
|
BAD_TRAP(0xa7) BAD_TRAP(0xa8) BAD_TRAP(0xa9) BAD_TRAP(0xaa) BAD_TRAP(0xab)
|
|
BAD_TRAP(0xac) BAD_TRAP(0xad) BAD_TRAP(0xae) BAD_TRAP(0xaf) BAD_TRAP(0xb0)
|
|
BAD_TRAP(0xb1) BAD_TRAP(0xb2) BAD_TRAP(0xb3) BAD_TRAP(0xb4) BAD_TRAP(0xb5)
|
|
BAD_TRAP(0xb6) BAD_TRAP(0xb7) BAD_TRAP(0xb8) BAD_TRAP(0xb9) BAD_TRAP(0xba)
|
|
BAD_TRAP(0xbb) BAD_TRAP(0xbc) BAD_TRAP(0xbd) BAD_TRAP(0xbe) BAD_TRAP(0xbf)
|
|
BAD_TRAP(0xc0) BAD_TRAP(0xc1) BAD_TRAP(0xc2) BAD_TRAP(0xc3) BAD_TRAP(0xc4)
|
|
BAD_TRAP(0xc5) BAD_TRAP(0xc6) BAD_TRAP(0xc7) BAD_TRAP(0xc8) BAD_TRAP(0xc9)
|
|
BAD_TRAP(0xca) BAD_TRAP(0xcb) BAD_TRAP(0xcc) BAD_TRAP(0xcd) BAD_TRAP(0xce)
|
|
BAD_TRAP(0xcf) BAD_TRAP(0xd0) BAD_TRAP(0xd1) BAD_TRAP(0xd2) BAD_TRAP(0xd3)
|
|
BAD_TRAP(0xd4) BAD_TRAP(0xd5) BAD_TRAP(0xd6) BAD_TRAP(0xd7) BAD_TRAP(0xd8)
|
|
BAD_TRAP(0xd9) BAD_TRAP(0xda) BAD_TRAP(0xdb) BAD_TRAP(0xdc) BAD_TRAP(0xdd)
|
|
BAD_TRAP(0xde) BAD_TRAP(0xdf) BAD_TRAP(0xe0) BAD_TRAP(0xe1) BAD_TRAP(0xe2)
|
|
BAD_TRAP(0xe3) BAD_TRAP(0xe4) BAD_TRAP(0xe5) BAD_TRAP(0xe6) BAD_TRAP(0xe7)
|
|
BAD_TRAP(0xe8) BAD_TRAP(0xe9) BAD_TRAP(0xea) BAD_TRAP(0xeb) BAD_TRAP(0xec)
|
|
BAD_TRAP(0xed) BAD_TRAP(0xee) BAD_TRAP(0xef) BAD_TRAP(0xf0) BAD_TRAP(0xf1)
|
|
BAD_TRAP(0xf2) BAD_TRAP(0xf3) BAD_TRAP(0xf4) BAD_TRAP(0xf5) BAD_TRAP(0xf6)
|
|
BAD_TRAP(0xf7) BAD_TRAP(0xf8) BAD_TRAP(0xf9) BAD_TRAP(0xfa) BAD_TRAP(0xfb)
|
|
BAD_TRAP(0xfc) KGDB_TRAP(0xfd) BAD_TRAP(0xfe) BAD_TRAP(0xff)
|
|
|
|
trapbase_cpu2:
|
|
BAD_TRAP(0x0) SRMMU_TFAULT TRAP_ENTRY(0x2, bad_instruction)
|
|
TRAP_ENTRY(0x3, priv_instruction) TRAP_ENTRY(0x4, fpd_trap_handler)
|
|
WINDOW_SPILL WINDOW_FILL TRAP_ENTRY(0x7, mna_handler)
|
|
TRAP_ENTRY(0x8, fpe_trap_handler) SRMMU_DFAULT
|
|
TRAP_ENTRY(0xa, do_tag_overflow) TRAP_ENTRY(0xb, do_watchpoint)
|
|
BAD_TRAP(0xc) BAD_TRAP(0xd) BAD_TRAP(0xe) BAD_TRAP(0xf) BAD_TRAP(0x10)
|
|
TRAP_ENTRY_INTERRUPT(1) TRAP_ENTRY_INTERRUPT(2)
|
|
TRAP_ENTRY_INTERRUPT(3) TRAP_ENTRY_INTERRUPT(4)
|
|
TRAP_ENTRY_INTERRUPT(5) TRAP_ENTRY_INTERRUPT(6)
|
|
TRAP_ENTRY_INTERRUPT(7) TRAP_ENTRY_INTERRUPT(8)
|
|
TRAP_ENTRY_INTERRUPT(9) TRAP_ENTRY_INTERRUPT(10)
|
|
TRAP_ENTRY_INTERRUPT(11) TRAP_ENTRY_INTERRUPT(12)
|
|
TRAP_ENTRY_INTERRUPT(13) TRAP_ENTRY_INTERRUPT(14)
|
|
TRAP_ENTRY(0x1f, linux_trap_ipi15_sun4m)
|
|
TRAP_ENTRY(0x20, do_reg_access) BAD_TRAP(0x21) BAD_TRAP(0x22)
|
|
BAD_TRAP(0x23) TRAP_ENTRY(0x24, do_cp_disabled) SKIP_TRAP(0x25, unimp_flush)
|
|
BAD_TRAP(0x26) BAD_TRAP(0x27) TRAP_ENTRY(0x28, do_cp_exception)
|
|
SRMMU_DFAULT TRAP_ENTRY(0x2a, do_hw_divzero) BAD_TRAP(0x2b) BAD_TRAP(0x2c)
|
|
BAD_TRAP(0x2d) BAD_TRAP(0x2e) BAD_TRAP(0x2f) BAD_TRAP(0x30) BAD_TRAP(0x31)
|
|
BAD_TRAP(0x32) BAD_TRAP(0x33) BAD_TRAP(0x34) BAD_TRAP(0x35) BAD_TRAP(0x36)
|
|
BAD_TRAP(0x37) BAD_TRAP(0x38) BAD_TRAP(0x39) BAD_TRAP(0x3a) BAD_TRAP(0x3b)
|
|
BAD_TRAP(0x3c) BAD_TRAP(0x3d) BAD_TRAP(0x3e) BAD_TRAP(0x3f) BAD_TRAP(0x40)
|
|
BAD_TRAP(0x41) BAD_TRAP(0x42) BAD_TRAP(0x43) BAD_TRAP(0x44) BAD_TRAP(0x45)
|
|
BAD_TRAP(0x46) BAD_TRAP(0x47) BAD_TRAP(0x48) BAD_TRAP(0x49) BAD_TRAP(0x4a)
|
|
BAD_TRAP(0x4b) BAD_TRAP(0x4c) BAD_TRAP(0x4d) BAD_TRAP(0x4e) BAD_TRAP(0x4f)
|
|
BAD_TRAP(0x50)
|
|
BAD_TRAP(0x51) BAD_TRAP(0x52) BAD_TRAP(0x53) BAD_TRAP(0x54) BAD_TRAP(0x55)
|
|
BAD_TRAP(0x56) BAD_TRAP(0x57) BAD_TRAP(0x58) BAD_TRAP(0x59) BAD_TRAP(0x5a)
|
|
BAD_TRAP(0x5b) BAD_TRAP(0x5c) BAD_TRAP(0x5d) BAD_TRAP(0x5e) BAD_TRAP(0x5f)
|
|
BAD_TRAP(0x60) BAD_TRAP(0x61) BAD_TRAP(0x62) BAD_TRAP(0x63) BAD_TRAP(0x64)
|
|
BAD_TRAP(0x65) BAD_TRAP(0x66) BAD_TRAP(0x67) BAD_TRAP(0x68) BAD_TRAP(0x69)
|
|
BAD_TRAP(0x6a) BAD_TRAP(0x6b) BAD_TRAP(0x6c) BAD_TRAP(0x6d) BAD_TRAP(0x6e)
|
|
BAD_TRAP(0x6f) BAD_TRAP(0x70) BAD_TRAP(0x71) BAD_TRAP(0x72) BAD_TRAP(0x73)
|
|
BAD_TRAP(0x74) BAD_TRAP(0x75) BAD_TRAP(0x76) BAD_TRAP(0x77) BAD_TRAP(0x78)
|
|
BAD_TRAP(0x79) BAD_TRAP(0x7a) BAD_TRAP(0x7b) BAD_TRAP(0x7c) BAD_TRAP(0x7d)
|
|
BAD_TRAP(0x7e) BAD_TRAP(0x7f)
|
|
BAD_TRAP(0x80)
|
|
BREAKPOINT_TRAP
|
|
TRAP_ENTRY(0x82, do_hw_divzero)
|
|
TRAP_ENTRY(0x83, do_flush_windows) BAD_TRAP(0x84) BAD_TRAP(0x85)
|
|
BAD_TRAP(0x86) BAD_TRAP(0x87) BAD_TRAP(0x88)
|
|
BAD_TRAP(0x89) BAD_TRAP(0x8a) BAD_TRAP(0x8b) BAD_TRAP(0x8c)
|
|
BAD_TRAP(0x8d) BAD_TRAP(0x8e) BAD_TRAP(0x8f)
|
|
LINUX_SYSCALL_TRAP BAD_TRAP(0x91) BAD_TRAP(0x92) BAD_TRAP(0x93) BAD_TRAP(0x94)
|
|
BAD_TRAP(0x95) BAD_TRAP(0x96) BAD_TRAP(0x97) BAD_TRAP(0x98) BAD_TRAP(0x99)
|
|
BAD_TRAP(0x9a) BAD_TRAP(0x9b) BAD_TRAP(0x9c) BAD_TRAP(0x9d) BAD_TRAP(0x9e)
|
|
BAD_TRAP(0x9f) GETCC_TRAP SETCC_TRAP GETPSR_TRAP
|
|
BAD_TRAP(0xa3) BAD_TRAP(0xa4) BAD_TRAP(0xa5) BAD_TRAP(0xa6)
|
|
BAD_TRAP(0xa7) BAD_TRAP(0xa8) BAD_TRAP(0xa9) BAD_TRAP(0xaa) BAD_TRAP(0xab)
|
|
BAD_TRAP(0xac) BAD_TRAP(0xad) BAD_TRAP(0xae) BAD_TRAP(0xaf) BAD_TRAP(0xb0)
|
|
BAD_TRAP(0xb1) BAD_TRAP(0xb2) BAD_TRAP(0xb3) BAD_TRAP(0xb4) BAD_TRAP(0xb5)
|
|
BAD_TRAP(0xb6) BAD_TRAP(0xb7) BAD_TRAP(0xb8) BAD_TRAP(0xb9) BAD_TRAP(0xba)
|
|
BAD_TRAP(0xbb) BAD_TRAP(0xbc) BAD_TRAP(0xbd) BAD_TRAP(0xbe) BAD_TRAP(0xbf)
|
|
BAD_TRAP(0xc0) BAD_TRAP(0xc1) BAD_TRAP(0xc2) BAD_TRAP(0xc3) BAD_TRAP(0xc4)
|
|
BAD_TRAP(0xc5) BAD_TRAP(0xc6) BAD_TRAP(0xc7) BAD_TRAP(0xc8) BAD_TRAP(0xc9)
|
|
BAD_TRAP(0xca) BAD_TRAP(0xcb) BAD_TRAP(0xcc) BAD_TRAP(0xcd) BAD_TRAP(0xce)
|
|
BAD_TRAP(0xcf) BAD_TRAP(0xd0) BAD_TRAP(0xd1) BAD_TRAP(0xd2) BAD_TRAP(0xd3)
|
|
BAD_TRAP(0xd4) BAD_TRAP(0xd5) BAD_TRAP(0xd6) BAD_TRAP(0xd7) BAD_TRAP(0xd8)
|
|
BAD_TRAP(0xd9) BAD_TRAP(0xda) BAD_TRAP(0xdb) BAD_TRAP(0xdc) BAD_TRAP(0xdd)
|
|
BAD_TRAP(0xde) BAD_TRAP(0xdf) BAD_TRAP(0xe0) BAD_TRAP(0xe1) BAD_TRAP(0xe2)
|
|
BAD_TRAP(0xe3) BAD_TRAP(0xe4) BAD_TRAP(0xe5) BAD_TRAP(0xe6) BAD_TRAP(0xe7)
|
|
BAD_TRAP(0xe8) BAD_TRAP(0xe9) BAD_TRAP(0xea) BAD_TRAP(0xeb) BAD_TRAP(0xec)
|
|
BAD_TRAP(0xed) BAD_TRAP(0xee) BAD_TRAP(0xef) BAD_TRAP(0xf0) BAD_TRAP(0xf1)
|
|
BAD_TRAP(0xf2) BAD_TRAP(0xf3) BAD_TRAP(0xf4) BAD_TRAP(0xf5) BAD_TRAP(0xf6)
|
|
BAD_TRAP(0xf7) BAD_TRAP(0xf8) BAD_TRAP(0xf9) BAD_TRAP(0xfa) BAD_TRAP(0xfb)
|
|
BAD_TRAP(0xfc) KGDB_TRAP(0xfd) BAD_TRAP(0xfe) BAD_TRAP(0xff)
|
|
|
|
trapbase_cpu3:
|
|
BAD_TRAP(0x0) SRMMU_TFAULT TRAP_ENTRY(0x2, bad_instruction)
|
|
TRAP_ENTRY(0x3, priv_instruction) TRAP_ENTRY(0x4, fpd_trap_handler)
|
|
WINDOW_SPILL WINDOW_FILL TRAP_ENTRY(0x7, mna_handler)
|
|
TRAP_ENTRY(0x8, fpe_trap_handler) SRMMU_DFAULT
|
|
TRAP_ENTRY(0xa, do_tag_overflow) TRAP_ENTRY(0xb, do_watchpoint)
|
|
BAD_TRAP(0xc) BAD_TRAP(0xd) BAD_TRAP(0xe) BAD_TRAP(0xf) BAD_TRAP(0x10)
|
|
TRAP_ENTRY_INTERRUPT(1) TRAP_ENTRY_INTERRUPT(2)
|
|
TRAP_ENTRY_INTERRUPT(3) TRAP_ENTRY_INTERRUPT(4)
|
|
TRAP_ENTRY_INTERRUPT(5) TRAP_ENTRY_INTERRUPT(6)
|
|
TRAP_ENTRY_INTERRUPT(7) TRAP_ENTRY_INTERRUPT(8)
|
|
TRAP_ENTRY_INTERRUPT(9) TRAP_ENTRY_INTERRUPT(10)
|
|
TRAP_ENTRY_INTERRUPT(11) TRAP_ENTRY_INTERRUPT(12)
|
|
TRAP_ENTRY_INTERRUPT(13) TRAP_ENTRY_INTERRUPT(14)
|
|
TRAP_ENTRY(0x1f, linux_trap_ipi15_sun4m)
|
|
TRAP_ENTRY(0x20, do_reg_access) BAD_TRAP(0x21) BAD_TRAP(0x22)
|
|
BAD_TRAP(0x23) TRAP_ENTRY(0x24, do_cp_disabled) SKIP_TRAP(0x25, unimp_flush)
|
|
BAD_TRAP(0x26) BAD_TRAP(0x27) TRAP_ENTRY(0x28, do_cp_exception)
|
|
SRMMU_DFAULT TRAP_ENTRY(0x2a, do_hw_divzero) BAD_TRAP(0x2b) BAD_TRAP(0x2c)
|
|
BAD_TRAP(0x2d) BAD_TRAP(0x2e) BAD_TRAP(0x2f) BAD_TRAP(0x30) BAD_TRAP(0x31)
|
|
BAD_TRAP(0x32) BAD_TRAP(0x33) BAD_TRAP(0x34) BAD_TRAP(0x35) BAD_TRAP(0x36)
|
|
BAD_TRAP(0x37) BAD_TRAP(0x38) BAD_TRAP(0x39) BAD_TRAP(0x3a) BAD_TRAP(0x3b)
|
|
BAD_TRAP(0x3c) BAD_TRAP(0x3d) BAD_TRAP(0x3e) BAD_TRAP(0x3f) BAD_TRAP(0x40)
|
|
BAD_TRAP(0x41) BAD_TRAP(0x42) BAD_TRAP(0x43) BAD_TRAP(0x44) BAD_TRAP(0x45)
|
|
BAD_TRAP(0x46) BAD_TRAP(0x47) BAD_TRAP(0x48) BAD_TRAP(0x49) BAD_TRAP(0x4a)
|
|
BAD_TRAP(0x4b) BAD_TRAP(0x4c) BAD_TRAP(0x4d) BAD_TRAP(0x4e) BAD_TRAP(0x4f)
|
|
BAD_TRAP(0x50)
|
|
BAD_TRAP(0x51) BAD_TRAP(0x52) BAD_TRAP(0x53) BAD_TRAP(0x54) BAD_TRAP(0x55)
|
|
BAD_TRAP(0x56) BAD_TRAP(0x57) BAD_TRAP(0x58) BAD_TRAP(0x59) BAD_TRAP(0x5a)
|
|
BAD_TRAP(0x5b) BAD_TRAP(0x5c) BAD_TRAP(0x5d) BAD_TRAP(0x5e) BAD_TRAP(0x5f)
|
|
BAD_TRAP(0x60) BAD_TRAP(0x61) BAD_TRAP(0x62) BAD_TRAP(0x63) BAD_TRAP(0x64)
|
|
BAD_TRAP(0x65) BAD_TRAP(0x66) BAD_TRAP(0x67) BAD_TRAP(0x68) BAD_TRAP(0x69)
|
|
BAD_TRAP(0x6a) BAD_TRAP(0x6b) BAD_TRAP(0x6c) BAD_TRAP(0x6d) BAD_TRAP(0x6e)
|
|
BAD_TRAP(0x6f) BAD_TRAP(0x70) BAD_TRAP(0x71) BAD_TRAP(0x72) BAD_TRAP(0x73)
|
|
BAD_TRAP(0x74) BAD_TRAP(0x75) BAD_TRAP(0x76) BAD_TRAP(0x77) BAD_TRAP(0x78)
|
|
BAD_TRAP(0x79) BAD_TRAP(0x7a) BAD_TRAP(0x7b) BAD_TRAP(0x7c) BAD_TRAP(0x7d)
|
|
BAD_TRAP(0x7e) BAD_TRAP(0x7f)
|
|
BAD_TRAP(0x80)
|
|
BREAKPOINT_TRAP
|
|
TRAP_ENTRY(0x82, do_hw_divzero)
|
|
TRAP_ENTRY(0x83, do_flush_windows) BAD_TRAP(0x84) BAD_TRAP(0x85)
|
|
BAD_TRAP(0x86) BAD_TRAP(0x87) BAD_TRAP(0x88)
|
|
BAD_TRAP(0x89) BAD_TRAP(0x8a) BAD_TRAP(0x8b) BAD_TRAP(0x8c)
|
|
BAD_TRAP(0x8d) BAD_TRAP(0x8e) BAD_TRAP(0x8f)
|
|
LINUX_SYSCALL_TRAP BAD_TRAP(0x91) BAD_TRAP(0x92) BAD_TRAP(0x93) BAD_TRAP(0x94)
|
|
BAD_TRAP(0x95) BAD_TRAP(0x96) BAD_TRAP(0x97) BAD_TRAP(0x98) BAD_TRAP(0x99)
|
|
BAD_TRAP(0x9a) BAD_TRAP(0x9b) BAD_TRAP(0x9c) BAD_TRAP(0x9d) BAD_TRAP(0x9e)
|
|
BAD_TRAP(0x9f) GETCC_TRAP SETCC_TRAP GETPSR_TRAP
|
|
BAD_TRAP(0xa3) BAD_TRAP(0xa4) BAD_TRAP(0xa5) BAD_TRAP(0xa6)
|
|
BAD_TRAP(0xa7) BAD_TRAP(0xa8) BAD_TRAP(0xa9) BAD_TRAP(0xaa) BAD_TRAP(0xab)
|
|
BAD_TRAP(0xac) BAD_TRAP(0xad) BAD_TRAP(0xae) BAD_TRAP(0xaf) BAD_TRAP(0xb0)
|
|
BAD_TRAP(0xb1) BAD_TRAP(0xb2) BAD_TRAP(0xb3) BAD_TRAP(0xb4) BAD_TRAP(0xb5)
|
|
BAD_TRAP(0xb6) BAD_TRAP(0xb7) BAD_TRAP(0xb8) BAD_TRAP(0xb9) BAD_TRAP(0xba)
|
|
BAD_TRAP(0xbb) BAD_TRAP(0xbc) BAD_TRAP(0xbd) BAD_TRAP(0xbe) BAD_TRAP(0xbf)
|
|
BAD_TRAP(0xc0) BAD_TRAP(0xc1) BAD_TRAP(0xc2) BAD_TRAP(0xc3) BAD_TRAP(0xc4)
|
|
BAD_TRAP(0xc5) BAD_TRAP(0xc6) BAD_TRAP(0xc7) BAD_TRAP(0xc8) BAD_TRAP(0xc9)
|
|
BAD_TRAP(0xca) BAD_TRAP(0xcb) BAD_TRAP(0xcc) BAD_TRAP(0xcd) BAD_TRAP(0xce)
|
|
BAD_TRAP(0xcf) BAD_TRAP(0xd0) BAD_TRAP(0xd1) BAD_TRAP(0xd2) BAD_TRAP(0xd3)
|
|
BAD_TRAP(0xd4) BAD_TRAP(0xd5) BAD_TRAP(0xd6) BAD_TRAP(0xd7) BAD_TRAP(0xd8)
|
|
BAD_TRAP(0xd9) BAD_TRAP(0xda) BAD_TRAP(0xdb) BAD_TRAP(0xdc) BAD_TRAP(0xdd)
|
|
BAD_TRAP(0xde) BAD_TRAP(0xdf) BAD_TRAP(0xe0) BAD_TRAP(0xe1) BAD_TRAP(0xe2)
|
|
BAD_TRAP(0xe3) BAD_TRAP(0xe4) BAD_TRAP(0xe5) BAD_TRAP(0xe6) BAD_TRAP(0xe7)
|
|
BAD_TRAP(0xe8) BAD_TRAP(0xe9) BAD_TRAP(0xea) BAD_TRAP(0xeb) BAD_TRAP(0xec)
|
|
BAD_TRAP(0xed) BAD_TRAP(0xee) BAD_TRAP(0xef) BAD_TRAP(0xf0) BAD_TRAP(0xf1)
|
|
BAD_TRAP(0xf2) BAD_TRAP(0xf3) BAD_TRAP(0xf4) BAD_TRAP(0xf5) BAD_TRAP(0xf6)
|
|
BAD_TRAP(0xf7) BAD_TRAP(0xf8) BAD_TRAP(0xf9) BAD_TRAP(0xfa) BAD_TRAP(0xfb)
|
|
BAD_TRAP(0xfc) KGDB_TRAP(0xfd) BAD_TRAP(0xfe) BAD_TRAP(0xff)
|
|
|
|
#endif
|
|
.align PAGE_SIZE
|
|
|
|
/* This was the only reasonable way I could think of to properly align
|
|
* these page-table data structures.
|
|
*/
|
|
.globl pg0, pg1, pg2, pg3
|
|
.globl empty_bad_page
|
|
.globl empty_bad_page_table
|
|
.globl empty_zero_page
|
|
.globl swapper_pg_dir
|
|
swapper_pg_dir: .skip PAGE_SIZE
|
|
pg0: .skip PAGE_SIZE
|
|
pg1: .skip PAGE_SIZE
|
|
pg2: .skip PAGE_SIZE
|
|
pg3: .skip PAGE_SIZE
|
|
empty_bad_page: .skip PAGE_SIZE
|
|
empty_bad_page_table: .skip PAGE_SIZE
|
|
empty_zero_page: .skip PAGE_SIZE
|
|
|
|
.global root_flags
|
|
.global ram_flags
|
|
.global root_dev
|
|
.global sparc_ramdisk_image
|
|
.global sparc_ramdisk_size
|
|
|
|
/* This stuff has to be in sync with SILO and other potential boot loaders
|
|
* Fields should be kept upward compatible and whenever any change is made,
|
|
* HdrS version should be incremented.
|
|
*/
|
|
.ascii "HdrS"
|
|
.word LINUX_VERSION_CODE
|
|
.half 0x0203 /* HdrS version */
|
|
root_flags:
|
|
.half 1
|
|
root_dev:
|
|
.half 0
|
|
ram_flags:
|
|
.half 0
|
|
sparc_ramdisk_image:
|
|
.word 0
|
|
sparc_ramdisk_size:
|
|
.word 0
|
|
.word reboot_command
|
|
.word 0, 0, 0
|
|
.word _end
|
|
|
|
/* Cool, here we go. Pick up the romvec pointer in %o0 and stash it in
|
|
* %g7 and at prom_vector_p. And also quickly check whether we are on
|
|
* a v0, v2, or v3 prom.
|
|
*/
|
|
gokernel:
|
|
/* Ok, it's nice to know, as early as possible, if we
|
|
* are already mapped where we expect to be in virtual
|
|
* memory. The Solaris /boot elf format bootloader
|
|
* will peek into our elf header and load us where
|
|
* we want to be, otherwise we have to re-map.
|
|
*
|
|
* Some boot loaders don't place the jmp'rs address
|
|
* in %o7, so we do a pc-relative call to a local
|
|
* label, then see what %o7 has.
|
|
*/
|
|
|
|
mov %o7, %g4 ! Save %o7
|
|
|
|
/* Jump to it, and pray... */
|
|
current_pc:
|
|
call 1f
|
|
nop
|
|
|
|
1:
|
|
mov %o7, %g3
|
|
|
|
tst %o0
|
|
be no_sun4u_here
|
|
mov %g4, %o7 /* Previous %o7. */
|
|
|
|
mov %o0, %l0 ! stash away romvec
|
|
mov %o0, %g7 ! put it here too
|
|
mov %o1, %l1 ! stash away debug_vec too
|
|
|
|
/* Ok, let's check out our run time program counter. */
|
|
set current_pc, %g5
|
|
cmp %g3, %g5
|
|
be already_mapped
|
|
nop
|
|
|
|
/* %l6 will hold the offset we have to subtract
|
|
* from absolute symbols in order to access areas
|
|
* in our own image. If already mapped this is
|
|
* just plain zero, else it is KERNBASE.
|
|
*/
|
|
set KERNBASE, %l6
|
|
b copy_prom_lvl14
|
|
nop
|
|
|
|
already_mapped:
|
|
mov 0, %l6
|
|
|
|
/* Copy over the Prom's level 14 clock handler. */
|
|
copy_prom_lvl14:
|
|
#if 1
|
|
/* DJHR
|
|
* preserve our linked/calculated instructions
|
|
*/
|
|
set lvl14_save, %g1
|
|
set t_irq14, %g3
|
|
sub %g1, %l6, %g1 ! translate to physical
|
|
sub %g3, %l6, %g3 ! translate to physical
|
|
ldd [%g3], %g4
|
|
std %g4, [%g1]
|
|
ldd [%g3+8], %g4
|
|
std %g4, [%g1+8]
|
|
#endif
|
|
rd %tbr, %g1
|
|
andn %g1, 0xfff, %g1 ! proms trap table base
|
|
or %g0, (0x1e<<4), %g2 ! offset to lvl14 intr
|
|
or %g1, %g2, %g2
|
|
set t_irq14, %g3
|
|
sub %g3, %l6, %g3
|
|
ldd [%g2], %g4
|
|
std %g4, [%g3]
|
|
ldd [%g2 + 0x8], %g4
|
|
std %g4, [%g3 + 0x8] ! Copy proms handler
|
|
|
|
/* Must determine whether we are on a sun4c MMU, SRMMU, or SUN4/400 MUTANT
|
|
* MMU so we can remap ourselves properly. DON'T TOUCH %l0 thru %l5 in these
|
|
* remapping routines, we need their values afterwards!
|
|
*/
|
|
/* Now check whether we are already mapped, if we
|
|
* are we can skip all this garbage coming up.
|
|
*/
|
|
copy_prom_done:
|
|
cmp %l6, 0
|
|
be go_to_highmem ! this will be a nop then
|
|
nop
|
|
|
|
set LOAD_ADDR, %g6
|
|
cmp %g7, %g6
|
|
bne remap_not_a_sun4 ! This is not a Sun4
|
|
nop
|
|
|
|
or %g0, 0x1, %g1
|
|
lduba [%g1] ASI_CONTROL, %g1 ! Only safe to try on Sun4.
|
|
subcc %g1, 0x24, %g0 ! Is this a mutant Sun4/400???
|
|
be sun4_mutant_remap ! Ugh, it is...
|
|
nop
|
|
|
|
b sun4_normal_remap ! regular sun4, 2 level mmu
|
|
nop
|
|
|
|
remap_not_a_sun4:
|
|
lda [%g0] ASI_M_MMUREGS, %g1 ! same as ASI_PTE on sun4c
|
|
and %g1, 0x1, %g1 ! Test SRMMU Enable bit ;-)
|
|
cmp %g1, 0x0
|
|
be sun4c_remap ! A sun4c MMU or normal Sun4
|
|
nop
|
|
srmmu_remap:
|
|
/* First, check for a viking (TI) module. */
|
|
set 0x40000000, %g2
|
|
rd %psr, %g3
|
|
and %g2, %g3, %g3
|
|
subcc %g3, 0x0, %g0
|
|
bz srmmu_nviking
|
|
nop
|
|
|
|
/* Figure out what kind of viking we are on.
|
|
* We need to know if we have to play with the
|
|
* AC bit and disable traps or not.
|
|
*/
|
|
|
|
/* I've only seen MicroSparc's on SparcClassics with this
|
|
* bit set.
|
|
*/
|
|
set 0x800, %g2
|
|
lda [%g0] ASI_M_MMUREGS, %g3 ! peek in the control reg
|
|
and %g2, %g3, %g3
|
|
subcc %g3, 0x0, %g0
|
|
bnz srmmu_nviking ! is in mbus mode
|
|
nop
|
|
|
|
rd %psr, %g3 ! DO NOT TOUCH %g3
|
|
andn %g3, PSR_ET, %g2
|
|
wr %g2, 0x0, %psr
|
|
WRITE_PAUSE
|
|
|
|
/* Get context table pointer, then convert to
|
|
* a physical address, which is 36 bits.
|
|
*/
|
|
set AC_M_CTPR, %g4
|
|
lda [%g4] ASI_M_MMUREGS, %g4
|
|
sll %g4, 0x4, %g4 ! We use this below
|
|
! DO NOT TOUCH %g4
|
|
|
|
/* Set the AC bit in the Viking's MMU control reg. */
|
|
lda [%g0] ASI_M_MMUREGS, %g5 ! DO NOT TOUCH %g5
|
|
set 0x8000, %g6 ! AC bit mask
|
|
or %g5, %g6, %g6 ! Or it in...
|
|
sta %g6, [%g0] ASI_M_MMUREGS ! Close your eyes...
|
|
|
|
/* Grrr, why does it seem like every other load/store
|
|
* on the sun4m is in some ASI space...
|
|
* Fine with me, let's get the pointer to the level 1
|
|
* page table directory and fetch its entry.
|
|
*/
|
|
lda [%g4] ASI_M_BYPASS, %o1 ! This is a level 1 ptr
|
|
srl %o1, 0x4, %o1 ! Clear low 4 bits
|
|
sll %o1, 0x8, %o1 ! Make physical
|
|
|
|
/* Ok, pull in the PTD. */
|
|
lda [%o1] ASI_M_BYPASS, %o2 ! This is the 0x0 16MB pgd
|
|
|
|
/* Calculate to KERNBASE entry. */
|
|
add %o1, KERNBASE >> (SRMMU_PGDIR_SHIFT - 2), %o3
|
|
|
|
/* Poke the entry into the calculated address. */
|
|
sta %o2, [%o3] ASI_M_BYPASS
|
|
|
|
/* I don't get it Sun, if you engineered all these
|
|
* boot loaders and the PROM (thank you for the debugging
|
|
* features btw) why did you not have them load kernel
|
|
* images up in high address space, since this is necessary
|
|
* for ABI compliance anyways? Does this low-mapping provide
|
|
* enhanced interoperability?
|
|
*
|
|
* "The PROM is the computer."
|
|
*/
|
|
|
|
/* Ok, restore the MMU control register we saved in %g5 */
|
|
sta %g5, [%g0] ASI_M_MMUREGS ! POW... ouch
|
|
|
|
/* Turn traps back on. We saved it in %g3 earlier. */
|
|
wr %g3, 0x0, %psr ! tick tock, tick tock
|
|
|
|
/* Now we burn precious CPU cycles due to bad engineering. */
|
|
WRITE_PAUSE
|
|
|
|
/* Wow, all that just to move a 32-bit value from one
|
|
* place to another... Jump to high memory.
|
|
*/
|
|
b go_to_highmem
|
|
nop
|
|
|
|
/* This works on viking's in Mbus mode and all
|
|
* other MBUS modules. It is virtually the same as
|
|
* the above madness sans turning traps off and flipping
|
|
* the AC bit.
|
|
*/
|
|
srmmu_nviking:
|
|
set AC_M_CTPR, %g1
|
|
lda [%g1] ASI_M_MMUREGS, %g1 ! get ctx table ptr
|
|
sll %g1, 0x4, %g1 ! make physical addr
|
|
lda [%g1] ASI_M_BYPASS, %g1 ! ptr to level 1 pg_table
|
|
srl %g1, 0x4, %g1
|
|
sll %g1, 0x8, %g1 ! make phys addr for l1 tbl
|
|
|
|
lda [%g1] ASI_M_BYPASS, %g2 ! get level1 entry for 0x0
|
|
add %g1, KERNBASE >> (SRMMU_PGDIR_SHIFT - 2), %g3
|
|
sta %g2, [%g3] ASI_M_BYPASS ! place at KERNBASE entry
|
|
b go_to_highmem
|
|
nop ! wheee....
|
|
|
|
/* This remaps the kernel on Sun4/4xx machines
|
|
* that have the Sun Mutant Three Level MMU.
|
|
* It's like a platypus, Sun didn't have the
|
|
* SRMMU in conception so they kludged the three
|
|
* level logic in the regular Sun4 MMU probably.
|
|
*
|
|
* Basically, you take each entry in the top level
|
|
* directory that maps the low 3MB starting at
|
|
* address zero and put the mapping in the KERNBASE
|
|
* slots. These top level pgd's are called regmaps.
|
|
*/
|
|
sun4_mutant_remap:
|
|
or %g0, %g0, %g3 ! source base
|
|
sethi %hi(KERNBASE), %g4 ! destination base
|
|
or %g4, %lo(KERNBASE), %g4
|
|
sethi %hi(0x300000), %g5
|
|
or %g5, %lo(0x300000), %g5 ! upper bound 3MB
|
|
or %g0, 0x1, %l6
|
|
sll %l6, 24, %l6 ! Regmap mapping size
|
|
add %g3, 0x2, %g3 ! Base magic
|
|
add %g4, 0x2, %g4 ! Base magic
|
|
|
|
/* Main remapping loop on Sun4-Mutant-MMU.
|
|
* "I am not an animal..." -Famous Mutant Person
|
|
*/
|
|
sun4_mutant_loop:
|
|
lduha [%g3] ASI_REGMAP, %g2 ! Get lower entry
|
|
stha %g2, [%g4] ASI_REGMAP ! Store in high entry
|
|
add %g4, %l6, %g4 ! Move up high memory ptr
|
|
subcc %g3, %g5, %g0 ! Reached our limit?
|
|
blu sun4_mutant_loop ! Nope, loop again
|
|
add %g3, %l6, %g3 ! delay, Move up low ptr
|
|
b go_to_highmem ! Jump to high memory.
|
|
nop
|
|
|
|
/* The following is for non-4/4xx sun4 MMU's. */
|
|
sun4_normal_remap:
|
|
mov 0, %g3 ! source base
|
|
set KERNBASE, %g4 ! destination base
|
|
set 0x300000, %g5 ! upper bound 3MB
|
|
mov 1, %l6
|
|
sll %l6, 18, %l6 ! sun4 mmu segmap size
|
|
sun4_normal_loop:
|
|
lduha [%g3] ASI_SEGMAP, %g6 ! load phys_seg
|
|
stha %g6, [%g4] ASI_SEGMAP ! stort new virt mapping
|
|
add %g3, %l6, %g3 ! increment source pointer
|
|
subcc %g3, %g5, %g0 ! reached limit?
|
|
blu sun4_normal_loop ! nope, loop again
|
|
add %g4, %l6, %g4 ! delay, increment dest ptr
|
|
b go_to_highmem
|
|
nop
|
|
|
|
/* The following works for Sun4c MMU's */
|
|
sun4c_remap:
|
|
mov 0, %g3 ! source base
|
|
set KERNBASE, %g4 ! destination base
|
|
set 0x300000, %g5 ! upper bound 3MB
|
|
mov 1, %l6
|
|
sll %l6, 18, %l6 ! sun4c mmu segmap size
|
|
sun4c_remap_loop:
|
|
lda [%g3] ASI_SEGMAP, %g6 ! load phys_seg
|
|
sta %g6, [%g4] ASI_SEGMAP ! store new virt mapping
|
|
add %g3, %l6, %g3 ! Increment source ptr
|
|
subcc %g3, %g5, %g0 ! Reached limit?
|
|
bl sun4c_remap_loop ! Nope, loop again
|
|
add %g4, %l6, %g4 ! delay, Increment dest ptr
|
|
|
|
/* Now do a non-relative jump so that PC is in high-memory */
|
|
go_to_highmem:
|
|
set execute_in_high_mem, %g1
|
|
jmpl %g1, %g0
|
|
nop
|
|
|
|
/* The code above should be at beginning and we have to take care about
|
|
* short jumps, as branching to .init.text section from .text is usually
|
|
* impossible */
|
|
__INIT
|
|
/* Acquire boot time privileged register values, this will help debugging.
|
|
* I figure out and store nwindows and nwindowsm1 later on.
|
|
*/
|
|
execute_in_high_mem:
|
|
mov %l0, %o0 ! put back romvec
|
|
mov %l1, %o1 ! and debug_vec
|
|
|
|
sethi %hi(prom_vector_p), %g1
|
|
st %o0, [%g1 + %lo(prom_vector_p)]
|
|
|
|
sethi %hi(linux_dbvec), %g1
|
|
st %o1, [%g1 + %lo(linux_dbvec)]
|
|
|
|
ld [%o0 + 0x4], %o3
|
|
and %o3, 0x3, %o5 ! get the version
|
|
|
|
cmp %o3, 0x2 ! a v2 prom?
|
|
be found_version
|
|
nop
|
|
|
|
/* paul@sfe.com.au */
|
|
cmp %o3, 0x3 ! a v3 prom?
|
|
be found_version
|
|
nop
|
|
|
|
/* Old sun4's pass our load address into %o0 instead of the prom
|
|
* pointer. On sun4's you have to hard code the romvec pointer into
|
|
* your code. Sun probably still does that because they don't even
|
|
* trust their own "OpenBoot" specifications.
|
|
*/
|
|
set LOAD_ADDR, %g6
|
|
cmp %o0, %g6 ! an old sun4?
|
|
be sun4_init
|
|
nop
|
|
|
|
found_version:
|
|
/* Get the machine type via the mysterious romvec node operations. */
|
|
|
|
add %g7, 0x1c, %l1
|
|
ld [%l1], %l0
|
|
ld [%l0], %l0
|
|
call %l0
|
|
or %g0, %g0, %o0 ! next_node(0) = first_node
|
|
or %o0, %g0, %g6
|
|
|
|
sethi %hi(cputypvar), %o1 ! First node has cpu-arch
|
|
or %o1, %lo(cputypvar), %o1
|
|
sethi %hi(cputypval), %o2 ! information, the string
|
|
or %o2, %lo(cputypval), %o2
|
|
ld [%l1], %l0 ! 'compatibility' tells
|
|
ld [%l0 + 0xc], %l0 ! that we want 'sun4x' where
|
|
call %l0 ! x is one of '', 'c', 'm',
|
|
nop ! 'd' or 'e'. %o2 holds pointer
|
|
! to a buf where above string
|
|
! will get stored by the prom.
|
|
|
|
subcc %o0, %g0, %g0
|
|
bpos got_prop ! Got the property
|
|
nop
|
|
|
|
or %g6, %g0, %o0
|
|
sethi %hi(cputypvar_sun4m), %o1
|
|
or %o1, %lo(cputypvar_sun4m), %o1
|
|
sethi %hi(cputypval), %o2
|
|
or %o2, %lo(cputypval), %o2
|
|
ld [%l1], %l0
|
|
ld [%l0 + 0xc], %l0
|
|
call %l0
|
|
nop
|
|
|
|
got_prop:
|
|
#ifdef CONFIG_SPARC_LEON
|
|
/* no cpu-type check is needed, it is a SPARC-LEON */
|
|
|
|
sethi %hi(boot_cpu_id), %g2 ! boot-cpu index
|
|
|
|
#ifdef CONFIG_SMP
|
|
ldub [%g2 + %lo(boot_cpu_id)], %g1
|
|
cmp %g1, 0xff ! unset means first CPU
|
|
bne leon_smp_cpu_startup ! continue only with master
|
|
nop
|
|
#endif
|
|
/* Get CPU-ID from most significant 4-bit of ASR17 */
|
|
rd %asr17, %g1
|
|
srl %g1, 28, %g1
|
|
|
|
/* Update boot_cpu_id only on boot cpu */
|
|
stub %g1, [%g2 + %lo(boot_cpu_id)]
|
|
|
|
ba sun4c_continue_boot
|
|
nop
|
|
#endif
|
|
set cputypval, %o2
|
|
ldub [%o2 + 0x4], %l1
|
|
|
|
cmp %l1, ' '
|
|
be 1f
|
|
cmp %l1, 'c'
|
|
be 1f
|
|
cmp %l1, 'm'
|
|
be 1f
|
|
cmp %l1, 's'
|
|
be 1f
|
|
cmp %l1, 'd'
|
|
be 1f
|
|
cmp %l1, 'e'
|
|
be no_sun4e_here ! Could be a sun4e.
|
|
nop
|
|
b no_sun4u_here ! AIEEE, a V9 sun4u... Get our BIG BROTHER kernel :))
|
|
nop
|
|
|
|
1: set cputypval, %l1
|
|
ldub [%l1 + 0x4], %l1
|
|
cmp %l1, 'm' ! Test for sun4d, sun4e ?
|
|
be sun4m_init
|
|
cmp %l1, 's' ! Treat sun4s as sun4m
|
|
be sun4m_init
|
|
cmp %l1, 'd' ! Let us see how the beast will die
|
|
be sun4d_init
|
|
nop
|
|
|
|
/* Jump into mmu context zero. */
|
|
set AC_CONTEXT, %g1
|
|
stba %g0, [%g1] ASI_CONTROL
|
|
|
|
b sun4c_continue_boot
|
|
nop
|
|
|
|
/* CPUID in bootbus can be found at PA 0xff0140000 */
|
|
#define SUN4D_BOOTBUS_CPUID 0xf0140000
|
|
|
|
sun4d_init:
|
|
/* Need to patch call to handler_irq */
|
|
set patch_handler_irq, %g4
|
|
set sun4d_handler_irq, %g5
|
|
sethi %hi(0x40000000), %g3 ! call
|
|
sub %g5, %g4, %g5
|
|
srl %g5, 2, %g5
|
|
or %g5, %g3, %g5
|
|
st %g5, [%g4]
|
|
|
|
#ifdef CONFIG_SMP
|
|
/* Get our CPU id out of bootbus */
|
|
set SUN4D_BOOTBUS_CPUID, %g3
|
|
lduba [%g3] ASI_M_CTL, %g3
|
|
and %g3, 0xf8, %g3
|
|
srl %g3, 3, %g4
|
|
sta %g4, [%g0] ASI_M_VIKING_TMP1
|
|
sethi %hi(boot_cpu_id), %g5
|
|
stb %g4, [%g5 + %lo(boot_cpu_id)]
|
|
#endif
|
|
|
|
/* Fall through to sun4m_init */
|
|
|
|
sun4m_init:
|
|
/* XXX Fucking Cypress... */
|
|
lda [%g0] ASI_M_MMUREGS, %g5
|
|
srl %g5, 28, %g4
|
|
|
|
cmp %g4, 1
|
|
bne 1f
|
|
srl %g5, 24, %g4
|
|
|
|
and %g4, 0xf, %g4
|
|
cmp %g4, 7 /* This would be a HyperSparc. */
|
|
|
|
bne 2f
|
|
nop
|
|
|
|
1:
|
|
|
|
#define PATCH_IT(dst, src) \
|
|
set (dst), %g5; \
|
|
set (src), %g4; \
|
|
ld [%g4], %g3; \
|
|
st %g3, [%g5]; \
|
|
ld [%g4+0x4], %g3; \
|
|
st %g3, [%g5+0x4];
|
|
|
|
/* Signed multiply. */
|
|
PATCH_IT(.mul, .mul_patch)
|
|
PATCH_IT(.mul+0x08, .mul_patch+0x08)
|
|
|
|
/* Signed remainder. */
|
|
PATCH_IT(.rem, .rem_patch)
|
|
PATCH_IT(.rem+0x08, .rem_patch+0x08)
|
|
PATCH_IT(.rem+0x10, .rem_patch+0x10)
|
|
PATCH_IT(.rem+0x18, .rem_patch+0x18)
|
|
PATCH_IT(.rem+0x20, .rem_patch+0x20)
|
|
PATCH_IT(.rem+0x28, .rem_patch+0x28)
|
|
|
|
/* Signed division. */
|
|
PATCH_IT(.div, .div_patch)
|
|
PATCH_IT(.div+0x08, .div_patch+0x08)
|
|
PATCH_IT(.div+0x10, .div_patch+0x10)
|
|
PATCH_IT(.div+0x18, .div_patch+0x18)
|
|
PATCH_IT(.div+0x20, .div_patch+0x20)
|
|
|
|
/* Unsigned multiply. */
|
|
PATCH_IT(.umul, .umul_patch)
|
|
PATCH_IT(.umul+0x08, .umul_patch+0x08)
|
|
|
|
/* Unsigned remainder. */
|
|
PATCH_IT(.urem, .urem_patch)
|
|
PATCH_IT(.urem+0x08, .urem_patch+0x08)
|
|
PATCH_IT(.urem+0x10, .urem_patch+0x10)
|
|
PATCH_IT(.urem+0x18, .urem_patch+0x18)
|
|
|
|
/* Unsigned division. */
|
|
PATCH_IT(.udiv, .udiv_patch)
|
|
PATCH_IT(.udiv+0x08, .udiv_patch+0x08)
|
|
PATCH_IT(.udiv+0x10, .udiv_patch+0x10)
|
|
|
|
#undef PATCH_IT
|
|
|
|
/* Ok, the PROM could have done funny things and apple cider could still
|
|
* be sitting in the fault status/address registers. Read them all to
|
|
* clear them so we don't get magic faults later on.
|
|
*/
|
|
/* This sucks, apparently this makes Vikings call prom panic, will fix later */
|
|
2:
|
|
rd %psr, %o1
|
|
srl %o1, 28, %o1 ! Get a type of the CPU
|
|
|
|
subcc %o1, 4, %g0 ! TI: Viking or MicroSPARC
|
|
be sun4c_continue_boot
|
|
nop
|
|
|
|
set AC_M_SFSR, %o0
|
|
lda [%o0] ASI_M_MMUREGS, %g0
|
|
set AC_M_SFAR, %o0
|
|
lda [%o0] ASI_M_MMUREGS, %g0
|
|
|
|
/* Fujitsu MicroSPARC-II has no asynchronous flavors of FARs */
|
|
subcc %o1, 0, %g0
|
|
be sun4c_continue_boot
|
|
nop
|
|
|
|
set AC_M_AFSR, %o0
|
|
lda [%o0] ASI_M_MMUREGS, %g0
|
|
set AC_M_AFAR, %o0
|
|
lda [%o0] ASI_M_MMUREGS, %g0
|
|
nop
|
|
|
|
|
|
sun4c_continue_boot:
|
|
|
|
|
|
/* Aieee, now set PC and nPC, enable traps, give ourselves a stack and it's
|
|
* show-time!
|
|
*/
|
|
|
|
sethi %hi(cputyp), %o0
|
|
st %g4, [%o0 + %lo(cputyp)]
|
|
|
|
/* Turn on Supervisor, EnableFloating, and all the PIL bits.
|
|
* Also puts us in register window zero with traps off.
|
|
*/
|
|
set (PSR_PS | PSR_S | PSR_PIL | PSR_EF), %g2
|
|
wr %g2, 0x0, %psr
|
|
WRITE_PAUSE
|
|
|
|
/* I want a kernel stack NOW! */
|
|
set init_thread_union, %g1
|
|
set (THREAD_SIZE - STACKFRAME_SZ), %g2
|
|
add %g1, %g2, %sp
|
|
mov 0, %fp /* And for good luck */
|
|
|
|
/* Zero out our BSS section. */
|
|
set __bss_start , %o0 ! First address of BSS
|
|
set _end , %o1 ! Last address of BSS
|
|
add %o0, 0x1, %o0
|
|
1:
|
|
stb %g0, [%o0]
|
|
subcc %o0, %o1, %g0
|
|
bl 1b
|
|
add %o0, 0x1, %o0
|
|
|
|
/* If boot_cpu_id has not been setup by machine specific
|
|
* init-code above we default it to zero.
|
|
*/
|
|
sethi %hi(boot_cpu_id), %g2
|
|
ldub [%g2 + %lo(boot_cpu_id)], %g3
|
|
cmp %g3, 0xff
|
|
bne 1f
|
|
nop
|
|
mov %g0, %g3
|
|
stub %g3, [%g2 + %lo(boot_cpu_id)]
|
|
|
|
1: /* boot_cpu_id set. calculate boot_cpu_id4 = boot_cpu_id*4 */
|
|
sll %g3, 2, %g3
|
|
sethi %hi(boot_cpu_id4), %g2
|
|
stub %g3, [%g2 + %lo(boot_cpu_id4)]
|
|
|
|
/* Initialize the uwinmask value for init task just in case.
|
|
* But first make current_set[boot_cpu_id] point to something useful.
|
|
*/
|
|
set init_thread_union, %g6
|
|
set current_set, %g2
|
|
#ifdef CONFIG_SMP
|
|
st %g6, [%g2]
|
|
add %g2, %g3, %g2
|
|
#endif
|
|
st %g6, [%g2]
|
|
|
|
st %g0, [%g6 + TI_UWINMASK]
|
|
|
|
/* Compute NWINDOWS and stash it away. Now uses %wim trick explained
|
|
* in the V8 manual. Ok, this method seems to work, Sparc is cool...
|
|
* No, it doesn't work, have to play the save/readCWP/restore trick.
|
|
*/
|
|
|
|
wr %g0, 0x0, %wim ! so we do not get a trap
|
|
WRITE_PAUSE
|
|
|
|
save
|
|
|
|
rd %psr, %g3
|
|
|
|
restore
|
|
|
|
and %g3, 0x1f, %g3
|
|
add %g3, 0x1, %g3
|
|
|
|
mov 2, %g1
|
|
wr %g1, 0x0, %wim ! make window 1 invalid
|
|
WRITE_PAUSE
|
|
|
|
cmp %g3, 0x7
|
|
bne 2f
|
|
nop
|
|
|
|
/* Adjust our window handling routines to
|
|
* do things correctly on 7 window Sparcs.
|
|
*/
|
|
|
|
#define PATCH_INSN(src, dest) \
|
|
set src, %g5; \
|
|
set dest, %g2; \
|
|
ld [%g5], %g4; \
|
|
st %g4, [%g2];
|
|
|
|
/* Patch for window spills... */
|
|
PATCH_INSN(spnwin_patch1_7win, spnwin_patch1)
|
|
PATCH_INSN(spnwin_patch2_7win, spnwin_patch2)
|
|
PATCH_INSN(spnwin_patch3_7win, spnwin_patch3)
|
|
|
|
/* Patch for window fills... */
|
|
PATCH_INSN(fnwin_patch1_7win, fnwin_patch1)
|
|
PATCH_INSN(fnwin_patch2_7win, fnwin_patch2)
|
|
|
|
/* Patch for trap entry setup... */
|
|
PATCH_INSN(tsetup_7win_patch1, tsetup_patch1)
|
|
PATCH_INSN(tsetup_7win_patch2, tsetup_patch2)
|
|
PATCH_INSN(tsetup_7win_patch3, tsetup_patch3)
|
|
PATCH_INSN(tsetup_7win_patch4, tsetup_patch4)
|
|
PATCH_INSN(tsetup_7win_patch5, tsetup_patch5)
|
|
PATCH_INSN(tsetup_7win_patch6, tsetup_patch6)
|
|
|
|
/* Patch for returning from traps... */
|
|
PATCH_INSN(rtrap_7win_patch1, rtrap_patch1)
|
|
PATCH_INSN(rtrap_7win_patch2, rtrap_patch2)
|
|
PATCH_INSN(rtrap_7win_patch3, rtrap_patch3)
|
|
PATCH_INSN(rtrap_7win_patch4, rtrap_patch4)
|
|
PATCH_INSN(rtrap_7win_patch5, rtrap_patch5)
|
|
|
|
/* Patch for killing user windows from the register file. */
|
|
PATCH_INSN(kuw_patch1_7win, kuw_patch1)
|
|
|
|
/* Now patch the kernel window flush sequences.
|
|
* This saves 2 traps on every switch and fork.
|
|
*/
|
|
set 0x01000000, %g4
|
|
set flush_patch_one, %g5
|
|
st %g4, [%g5 + 0x18]
|
|
st %g4, [%g5 + 0x1c]
|
|
set flush_patch_two, %g5
|
|
st %g4, [%g5 + 0x18]
|
|
st %g4, [%g5 + 0x1c]
|
|
set flush_patch_three, %g5
|
|
st %g4, [%g5 + 0x18]
|
|
st %g4, [%g5 + 0x1c]
|
|
set flush_patch_four, %g5
|
|
st %g4, [%g5 + 0x18]
|
|
st %g4, [%g5 + 0x1c]
|
|
set flush_patch_exception, %g5
|
|
st %g4, [%g5 + 0x18]
|
|
st %g4, [%g5 + 0x1c]
|
|
set flush_patch_switch, %g5
|
|
st %g4, [%g5 + 0x18]
|
|
st %g4, [%g5 + 0x1c]
|
|
|
|
2:
|
|
sethi %hi(nwindows), %g4
|
|
st %g3, [%g4 + %lo(nwindows)] ! store final value
|
|
sub %g3, 0x1, %g3
|
|
sethi %hi(nwindowsm1), %g4
|
|
st %g3, [%g4 + %lo(nwindowsm1)]
|
|
|
|
/* Here we go, start using Linux's trap table... */
|
|
set trapbase, %g3
|
|
wr %g3, 0x0, %tbr
|
|
WRITE_PAUSE
|
|
|
|
/* Finally, turn on traps so that we can call c-code. */
|
|
rd %psr, %g3
|
|
wr %g3, 0x0, %psr
|
|
WRITE_PAUSE
|
|
|
|
wr %g3, PSR_ET, %psr
|
|
WRITE_PAUSE
|
|
|
|
/* First we call prom_init() to set up PROMLIB, then
|
|
* off to start_kernel().
|
|
*/
|
|
|
|
sethi %hi(prom_vector_p), %g5
|
|
ld [%g5 + %lo(prom_vector_p)], %o0
|
|
call prom_init
|
|
nop
|
|
|
|
call start_kernel
|
|
nop
|
|
|
|
/* We should not get here. */
|
|
call halt_me
|
|
nop
|
|
|
|
sun4_init:
|
|
sethi %hi(SUN4_PROM_VECTOR+0x84), %o1
|
|
ld [%o1 + %lo(SUN4_PROM_VECTOR+0x84)], %o1
|
|
set sun4_notsup, %o0
|
|
call %o1 /* printf */
|
|
nop
|
|
sethi %hi(SUN4_PROM_VECTOR+0xc4), %o1
|
|
ld [%o1 + %lo(SUN4_PROM_VECTOR+0xc4)], %o1
|
|
call %o1 /* exittomon */
|
|
nop
|
|
1: ba 1b ! Cannot exit into KMON
|
|
nop
|
|
|
|
no_sun4e_here:
|
|
ld [%g7 + 0x68], %o1
|
|
set sun4e_notsup, %o0
|
|
call %o1
|
|
nop
|
|
b halt_me
|
|
nop
|
|
|
|
__INITDATA
|
|
|
|
sun4u_1:
|
|
.asciz "finddevice"
|
|
.align 4
|
|
sun4u_2:
|
|
.asciz "/chosen"
|
|
.align 4
|
|
sun4u_3:
|
|
.asciz "getprop"
|
|
.align 4
|
|
sun4u_4:
|
|
.asciz "stdout"
|
|
.align 4
|
|
sun4u_5:
|
|
.asciz "write"
|
|
.align 4
|
|
sun4u_6:
|
|
.asciz "\n\rOn sun4u you have to use UltraLinux (64bit) kernel\n\rand not a 32bit sun4[cdem] version\n\r\n\r"
|
|
sun4u_6e:
|
|
.align 4
|
|
sun4u_7:
|
|
.asciz "exit"
|
|
.align 8
|
|
sun4u_a1:
|
|
.word 0, sun4u_1, 0, 1, 0, 1, 0, sun4u_2, 0
|
|
sun4u_r1:
|
|
.word 0
|
|
sun4u_a2:
|
|
.word 0, sun4u_3, 0, 4, 0, 1, 0
|
|
sun4u_i2:
|
|
.word 0, 0, sun4u_4, 0, sun4u_1, 0, 8, 0
|
|
sun4u_r2:
|
|
.word 0
|
|
sun4u_a3:
|
|
.word 0, sun4u_5, 0, 3, 0, 1, 0
|
|
sun4u_i3:
|
|
.word 0, 0, sun4u_6, 0, sun4u_6e - sun4u_6 - 1, 0
|
|
sun4u_r3:
|
|
.word 0
|
|
sun4u_a4:
|
|
.word 0, sun4u_7, 0, 0, 0, 0
|
|
sun4u_r4:
|
|
|
|
__INIT
|
|
no_sun4u_here:
|
|
set sun4u_a1, %o0
|
|
set current_pc, %l2
|
|
cmp %l2, %g3
|
|
be 1f
|
|
mov %o4, %l0
|
|
sub %g3, %l2, %l6
|
|
add %o0, %l6, %o0
|
|
mov %o0, %l4
|
|
mov sun4u_r4 - sun4u_a1, %l3
|
|
ld [%l4], %l5
|
|
2:
|
|
add %l4, 4, %l4
|
|
cmp %l5, %l2
|
|
add %l5, %l6, %l5
|
|
bgeu,a 3f
|
|
st %l5, [%l4 - 4]
|
|
3:
|
|
subcc %l3, 4, %l3
|
|
bne 2b
|
|
ld [%l4], %l5
|
|
1:
|
|
call %l0
|
|
mov %o0, %l1
|
|
|
|
ld [%l1 + (sun4u_r1 - sun4u_a1)], %o1
|
|
add %l1, (sun4u_a2 - sun4u_a1), %o0
|
|
call %l0
|
|
st %o1, [%o0 + (sun4u_i2 - sun4u_a2)]
|
|
|
|
ld [%l1 + (sun4u_1 - sun4u_a1)], %o1
|
|
add %l1, (sun4u_a3 - sun4u_a1), %o0
|
|
call %l0
|
|
st %o1, [%o0 + (sun4u_i3 - sun4u_a3)]
|
|
|
|
call %l0
|
|
add %l1, (sun4u_a4 - sun4u_a1), %o0
|
|
|
|
/* Not reached */
|
|
halt_me:
|
|
ld [%g7 + 0x74], %o0
|
|
call %o0 ! Get us out of here...
|
|
nop ! Apparently Solaris is better.
|
|
|
|
/* Ok, now we continue in the .data/.text sections */
|
|
|
|
.data
|
|
.align 4
|
|
|
|
/*
|
|
* Fill up the prom vector, note in particular the kind first element,
|
|
* no joke. I don't need all of them in here as the entire prom vector
|
|
* gets initialized in c-code so all routines can use it.
|
|
*/
|
|
|
|
prom_vector_p:
|
|
.word 0
|
|
|
|
/* We calculate the following at boot time, window fills/spills and trap entry
|
|
* code uses these to keep track of the register windows.
|
|
*/
|
|
|
|
.align 4
|
|
.globl nwindows
|
|
.globl nwindowsm1
|
|
nwindows:
|
|
.word 8
|
|
nwindowsm1:
|
|
.word 7
|
|
|
|
/* Boot time debugger vector value. We need this later on. */
|
|
|
|
.align 4
|
|
.globl linux_dbvec
|
|
linux_dbvec:
|
|
.word 0
|
|
.word 0
|
|
|
|
.align 8
|
|
|
|
.globl lvl14_save
|
|
lvl14_save:
|
|
.word 0
|
|
.word 0
|
|
.word 0
|
|
.word 0
|
|
.word t_irq14
|
|
|
|
.section ".fixup",#alloc,#execinstr
|
|
.globl __ret_efault
|
|
__ret_efault:
|
|
ret
|
|
restore %g0, -EFAULT, %o0
|