mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
74ba9207e1
Based on 1 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not write to the free software foundation inc 675 mass ave cambridge ma 02139 usa extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 441 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Michael Ellerman <mpe@ellerman.id.au> (powerpc) Reviewed-by: Richard Fontana <rfontana@redhat.com> Reviewed-by: Allison Randal <allison@lohutok.net> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190520071858.739733335@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
36 lines
812 B
C
36 lines
812 B
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright 2009 Freescale Semiconductor, Inc.
|
|
*
|
|
* Cache SRAM handling for QorIQ platform
|
|
*
|
|
* Author: Vivek Mahajan <vivek.mahajan@freescale.com>
|
|
|
|
* This file is derived from the original work done
|
|
* by Sylvain Munaut for the Bestcomm SRAM allocator.
|
|
*/
|
|
|
|
#ifndef __ASM_POWERPC_FSL_85XX_CACHE_SRAM_H__
|
|
#define __ASM_POWERPC_FSL_85XX_CACHE_SRAM_H__
|
|
|
|
#include <asm/rheap.h>
|
|
#include <linux/spinlock.h>
|
|
|
|
/*
|
|
* Cache-SRAM
|
|
*/
|
|
|
|
struct mpc85xx_cache_sram {
|
|
phys_addr_t base_phys;
|
|
void *base_virt;
|
|
unsigned int size;
|
|
rh_info_t *rh;
|
|
spinlock_t lock;
|
|
};
|
|
|
|
extern void mpc85xx_cache_sram_free(void *ptr);
|
|
extern void *mpc85xx_cache_sram_alloc(unsigned int size,
|
|
phys_addr_t *phys, unsigned int align);
|
|
|
|
#endif /* __AMS_POWERPC_FSL_85XX_CACHE_SRAM_H__ */
|