mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 14:43:58 +08:00
709eb502eb
Patch from Lennert Buytenhek On the IXDP2x00s, the NPU that is PCI master is always the egress (i.e. 'master') NPU. At least on the IXDP2800, both NPUs have flash, so the ixp2000_has_flash() check in ixdp2x00_master_npu() is useless. Signed-off-by: Lennert Buytenhek <buytenh@wantstofly.org> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
93 lines
2.7 KiB
C
93 lines
2.7 KiB
C
/*
|
|
* include/asm-arm/arch-ixp2000/ixdp2x00.h
|
|
*
|
|
* Register and other defines for IXDP2[48]00 platforms
|
|
*
|
|
* Original Author: Naeem Afzal <naeem.m.afzal@intel.com>
|
|
* Maintainer: Deepak Saxena <dsaxena@plexity.net>
|
|
*
|
|
* Copyright (C) 2002 Intel Corp.
|
|
* Copyright (C) 2003-2004 MontaVista Software, Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify it
|
|
* under the terms of the GNU General Public License as published by the
|
|
* Free Software Foundation; either version 2 of the License, or (at your
|
|
* option) any later version.
|
|
*/
|
|
#ifndef _IXDP2X00_H_
|
|
#define _IXDP2X00_H_
|
|
|
|
/*
|
|
* On board CPLD memory map
|
|
*/
|
|
#define IXDP2X00_PHYS_CPLD_BASE 0xc7000000
|
|
#define IXDP2X00_VIRT_CPLD_BASE 0xfe000000
|
|
#define IXDP2X00_CPLD_SIZE 0x00100000
|
|
|
|
|
|
#define IXDP2X00_CPLD_REG(x) \
|
|
(volatile unsigned long *)(IXDP2X00_VIRT_CPLD_BASE | x)
|
|
|
|
/*
|
|
* IXDP2400 CPLD registers
|
|
*/
|
|
#define IXDP2400_CPLD_SYSLED IXDP2X00_CPLD_REG(0x0)
|
|
#define IXDP2400_CPLD_DISP_DATA IXDP2X00_CPLD_REG(0x4)
|
|
#define IXDP2400_CPLD_CLOCK_SPEED IXDP2X00_CPLD_REG(0x8)
|
|
#define IXDP2400_CPLD_INT_STAT IXDP2X00_CPLD_REG(0xc)
|
|
#define IXDP2400_CPLD_REV IXDP2X00_CPLD_REG(0x10)
|
|
#define IXDP2400_CPLD_SYS_CLK_M IXDP2X00_CPLD_REG(0x14)
|
|
#define IXDP2400_CPLD_SYS_CLK_N IXDP2X00_CPLD_REG(0x18)
|
|
#define IXDP2400_CPLD_INT_MASK IXDP2X00_CPLD_REG(0x48)
|
|
|
|
/*
|
|
* IXDP2800 CPLD registers
|
|
*/
|
|
#define IXDP2800_CPLD_INT_STAT IXDP2X00_CPLD_REG(0x0)
|
|
#define IXDP2800_CPLD_INT_MASK IXDP2X00_CPLD_REG(0x140)
|
|
|
|
|
|
#define IXDP2X00_GPIO_I2C_ENABLE 0x02
|
|
#define IXDP2X00_GPIO_SCL 0x07
|
|
#define IXDP2X00_GPIO_SDA 0x06
|
|
|
|
/*
|
|
* PCI devfns for on-board devices. We need these to be able to
|
|
* properly translate IRQs and for device removal.
|
|
*/
|
|
#define IXDP2400_SLAVE_ENET_DEVFN 0x18 /* Bus 1 */
|
|
#define IXDP2400_MASTER_ENET_DEVFN 0x20 /* Bus 1 */
|
|
#define IXDP2400_MEDIA_DEVFN 0x28 /* Bus 1 */
|
|
#define IXDP2400_SWITCH_FABRIC_DEVFN 0x30 /* Bus 1 */
|
|
|
|
#define IXDP2800_SLAVE_ENET_DEVFN 0x20 /* Bus 1 */
|
|
#define IXDP2800_MASTER_ENET_DEVFN 0x18 /* Bus 1 */
|
|
#define IXDP2800_SWITCH_FABRIC_DEVFN 0x30 /* Bus 1 */
|
|
|
|
#define IXDP2X00_P2P_DEVFN 0x20 /* Bus 0 */
|
|
#define IXDP2X00_21555_DEVFN 0x30 /* Bus 0 */
|
|
#define IXDP2X00_SLAVE_NPU_DEVFN 0x28 /* Bus 1 */
|
|
#define IXDP2X00_PMC_DEVFN 0x38 /* Bus 1 */
|
|
#define IXDP2X00_MASTER_NPU_DEVFN 0x38 /* Bus 1 */
|
|
|
|
#ifndef __ASSEMBLY__
|
|
/*
|
|
* The master NPU is always PCI master.
|
|
*/
|
|
static inline unsigned int ixdp2x00_master_npu(void)
|
|
{
|
|
return !!ixp2000_is_pcimaster();
|
|
}
|
|
|
|
/*
|
|
* Helper functions used by ixdp2400 and ixdp2800 specific code
|
|
*/
|
|
void ixdp2x00_init_irq(volatile unsigned long*, volatile unsigned long *, unsigned long);
|
|
void ixdp2x00_slave_pci_postinit(void);
|
|
void ixdp2x00_init_machine(void);
|
|
void ixdp2x00_map_io(void);
|
|
|
|
#endif
|
|
|
|
#endif /*_IXDP2X00_H_ */
|