mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 13:43:55 +08:00
1da177e4c3
Initial git repository build. I'm not bothering with the full history, even though we have it. We can create a separate "historical" git archive of that later if we want to, and in the meantime it's about 3.2GB when imported into git - space that would just make the early git days unnecessarily complicated, when we don't have a lot of good infrastructure for it. Let it rip!
37 lines
891 B
C
37 lines
891 B
C
/*
|
|
* include/asm-parisc/serial.h
|
|
*/
|
|
|
|
/*
|
|
* This assumes you have a 7.272727 MHz clock for your UART.
|
|
* The documentation implies a 40Mhz clock, and elsewhere a 7Mhz clock
|
|
* Clarified: 7.2727MHz on LASI. Not yet clarified for DINO
|
|
*/
|
|
|
|
#define LASI_BASE_BAUD ( 7272727 / 16 )
|
|
#define BASE_BAUD LASI_BASE_BAUD
|
|
|
|
/*
|
|
* We don't use the ISA probing code, so these entries are just to reserve
|
|
* space. Some example (maximal) configurations:
|
|
* - 712 w/ additional Lasi & RJ16 ports: 4
|
|
* - J5k w/ PCI serial cards: 2 + 4 * card ~= 34
|
|
* A500 w/ PCI serial cards: 5 + 4 * card ~= 17
|
|
*/
|
|
|
|
#define STD_SERIAL_PORT_DEFNS \
|
|
{ 0, }, /* ttyS0 */ \
|
|
{ 0, }, /* ttyS1 */ \
|
|
{ 0, }, /* ttyS2 */ \
|
|
{ 0, }, /* ttyS3 */ \
|
|
{ 0, }, /* ttyS4 */ \
|
|
{ 0, }, /* ttyS5 */ \
|
|
{ 0, }, /* ttyS6 */ \
|
|
{ 0, }, /* ttyS7 */ \
|
|
{ 0, }, /* ttyS8 */
|
|
|
|
|
|
#define SERIAL_PORT_DFNS \
|
|
STD_SERIAL_PORT_DEFNS
|
|
|