mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
bd27fa44e1
Modelling the RESET line as a regulator supply wasn't a good idea as it kind of abuses the regulator framework and also makes adaptation code more complex. Instead, manage the RESET gpio line directly in the driver. Update the device tree binding information. This also makes us easy to migrate to a dedicated GPIO RESET controller whenever it becomes available. Signed-off-by: Roger Quadros <rogerq@ti.com> Signed-off-by: Felipe Balbi <balbi@ti.com>
34 lines
965 B
Plaintext
34 lines
965 B
Plaintext
USB NOP PHY
|
|
|
|
Required properties:
|
|
- compatible: should be usb-nop-xceiv
|
|
|
|
Optional properties:
|
|
- clocks: phandle to the PHY clock. Use as per Documentation/devicetree
|
|
/bindings/clock/clock-bindings.txt
|
|
This property is required if clock-frequency is specified.
|
|
|
|
- clock-names: Should be "main_clk"
|
|
|
|
- clock-frequency: the clock frequency (in Hz) that the PHY clock must
|
|
be configured to.
|
|
|
|
- vcc-supply: phandle to the regulator that provides RESET to the PHY.
|
|
|
|
- reset-gpios: Should specify the GPIO for reset.
|
|
|
|
Example:
|
|
|
|
hsusb1_phy {
|
|
compatible = "usb-nop-xceiv";
|
|
clock-frequency = <19200000>;
|
|
clocks = <&osc 0>;
|
|
clock-names = "main_clk";
|
|
vcc-supply = <&hsusb1_vcc_regulator>;
|
|
reset-gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
|
|
};
|
|
|
|
hsusb1_phy is a NOP USB PHY device that gets its clock from an oscillator
|
|
and expects that clock to be configured to 19.2MHz by the NOP PHY driver.
|
|
hsusb1_vcc_regulator provides power to the PHY and GPIO 7 controls RESET.
|