mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 07:34:06 +08:00
43cbec8577
Disables the legacy clock framework and passes the mode bits to the CPG driver if CCF is enabled. Signed-off-by: Ulrich Hecht <ulrich.hecht+renesas@gmail.com> Acked-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com> Acked-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
87 lines
2.0 KiB
C
87 lines
2.0 KiB
C
/*
|
|
* Bock-W board support
|
|
*
|
|
* Copyright (C) 2013 Renesas Solutions Corp.
|
|
* Copyright (C) 2013 Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
#include <linux/of_platform.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
|
|
#include "common.h"
|
|
#include "r8a7778.h"
|
|
|
|
/*
|
|
* see board-bock.c for checking detail of dip-switch
|
|
*/
|
|
|
|
#define FPGA 0x18200000
|
|
#define IRQ0MR 0x30
|
|
#define COMCTLR 0x101c
|
|
|
|
#define PFC 0xfffc0000
|
|
#define PUPR4 0x110
|
|
static void __init bockw_init(void)
|
|
{
|
|
void __iomem *fpga;
|
|
void __iomem *pfc;
|
|
|
|
#ifndef CONFIG_COMMON_CLK
|
|
r8a7778_clock_init();
|
|
#endif
|
|
r8a7778_init_irq_extpin_dt(1);
|
|
r8a7778_add_dt_devices();
|
|
|
|
fpga = ioremap_nocache(FPGA, SZ_1M);
|
|
if (fpga) {
|
|
/*
|
|
* CAUTION
|
|
*
|
|
* IRQ0/1 is cascaded interrupt from FPGA.
|
|
* it should be cared in the future
|
|
* Now, it is assuming IRQ0 was used only from SMSC.
|
|
*/
|
|
u16 val = ioread16(fpga + IRQ0MR);
|
|
val &= ~(1 << 4); /* enable SMSC911x */
|
|
iowrite16(val, fpga + IRQ0MR);
|
|
|
|
iounmap(fpga);
|
|
}
|
|
|
|
pfc = ioremap_nocache(PFC, 0x200);
|
|
if (pfc) {
|
|
/*
|
|
* FIXME
|
|
*
|
|
* SDHI CD/WP pin needs pull-up
|
|
*/
|
|
iowrite32(ioread32(pfc + PUPR4) | (3 << 26), pfc + PUPR4);
|
|
iounmap(pfc);
|
|
}
|
|
|
|
of_platform_populate(NULL, of_default_bus_match_table, NULL, NULL);
|
|
}
|
|
|
|
static const char *bockw_boards_compat_dt[] __initdata = {
|
|
"renesas,bockw-reference",
|
|
NULL,
|
|
};
|
|
|
|
DT_MACHINE_START(BOCKW_DT, "bockw")
|
|
.init_early = shmobile_init_delay,
|
|
.init_irq = r8a7778_init_irq_dt,
|
|
.init_machine = bockw_init,
|
|
.init_late = shmobile_init_late,
|
|
.dt_compat = bockw_boards_compat_dt,
|
|
MACHINE_END
|