mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-19 19:14:01 +08:00
bd6c5cab95
The namespace of NVKM is being changed to nvkm_ instead of nouveau_, which will be used for the DRM part of the driver. This is being done in order to make it very clear as to what part of the driver a given symbol belongs to, and as a minor step towards splitting the DRM driver out to be able to stand on its own (for virt). Because there's already a large amount of churn here anyway, this is as good a time as any to also switch to NVIDIA's device and chipset naming to ease collaboration with them. A comparison of objdump disassemblies proves no code changes. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
174 lines
4.8 KiB
C
174 lines
4.8 KiB
C
/*
|
|
* Copyright 2012 Red Hat Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Authors: Ben Skeggs
|
|
*/
|
|
#include <engine/ce.h>
|
|
|
|
#include <core/engctx.h>
|
|
|
|
struct gk104_ce_priv {
|
|
struct nvkm_engine base;
|
|
};
|
|
|
|
/*******************************************************************************
|
|
* Copy object classes
|
|
******************************************************************************/
|
|
|
|
static struct nvkm_oclass
|
|
gk104_ce_sclass[] = {
|
|
{ 0xa0b5, &nvkm_object_ofuncs },
|
|
{},
|
|
};
|
|
|
|
/*******************************************************************************
|
|
* PCE context
|
|
******************************************************************************/
|
|
|
|
static struct nvkm_ofuncs
|
|
gk104_ce_context_ofuncs = {
|
|
.ctor = _nvkm_engctx_ctor,
|
|
.dtor = _nvkm_engctx_dtor,
|
|
.init = _nvkm_engctx_init,
|
|
.fini = _nvkm_engctx_fini,
|
|
.rd32 = _nvkm_engctx_rd32,
|
|
.wr32 = _nvkm_engctx_wr32,
|
|
};
|
|
|
|
static struct nvkm_oclass
|
|
gk104_ce_cclass = {
|
|
.handle = NV_ENGCTX(CE0, 0xc0),
|
|
.ofuncs = &gk104_ce_context_ofuncs,
|
|
};
|
|
|
|
/*******************************************************************************
|
|
* PCE engine/subdev functions
|
|
******************************************************************************/
|
|
|
|
static void
|
|
gk104_ce_intr(struct nvkm_subdev *subdev)
|
|
{
|
|
const int ce = nv_subidx(subdev) - NVDEV_ENGINE_CE0;
|
|
struct gk104_ce_priv *priv = (void *)subdev;
|
|
u32 stat = nv_rd32(priv, 0x104908 + (ce * 0x1000));
|
|
|
|
if (stat) {
|
|
nv_warn(priv, "unhandled intr 0x%08x\n", stat);
|
|
nv_wr32(priv, 0x104908 + (ce * 0x1000), stat);
|
|
}
|
|
}
|
|
|
|
static int
|
|
gk104_ce0_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
|
|
struct nvkm_oclass *oclass, void *data, u32 size,
|
|
struct nvkm_object **pobject)
|
|
{
|
|
struct gk104_ce_priv *priv;
|
|
int ret;
|
|
|
|
ret = nvkm_engine_create(parent, engine, oclass, true,
|
|
"PCE0", "ce0", &priv);
|
|
*pobject = nv_object(priv);
|
|
if (ret)
|
|
return ret;
|
|
|
|
nv_subdev(priv)->unit = 0x00000040;
|
|
nv_subdev(priv)->intr = gk104_ce_intr;
|
|
nv_engine(priv)->cclass = &gk104_ce_cclass;
|
|
nv_engine(priv)->sclass = gk104_ce_sclass;
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
gk104_ce1_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
|
|
struct nvkm_oclass *oclass, void *data, u32 size,
|
|
struct nvkm_object **pobject)
|
|
{
|
|
struct gk104_ce_priv *priv;
|
|
int ret;
|
|
|
|
ret = nvkm_engine_create(parent, engine, oclass, true,
|
|
"PCE1", "ce1", &priv);
|
|
*pobject = nv_object(priv);
|
|
if (ret)
|
|
return ret;
|
|
|
|
nv_subdev(priv)->unit = 0x00000080;
|
|
nv_subdev(priv)->intr = gk104_ce_intr;
|
|
nv_engine(priv)->cclass = &gk104_ce_cclass;
|
|
nv_engine(priv)->sclass = gk104_ce_sclass;
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
gk104_ce2_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
|
|
struct nvkm_oclass *oclass, void *data, u32 size,
|
|
struct nvkm_object **pobject)
|
|
{
|
|
struct gk104_ce_priv *priv;
|
|
int ret;
|
|
|
|
ret = nvkm_engine_create(parent, engine, oclass, true,
|
|
"PCE2", "ce2", &priv);
|
|
*pobject = nv_object(priv);
|
|
if (ret)
|
|
return ret;
|
|
|
|
nv_subdev(priv)->unit = 0x00200000;
|
|
nv_subdev(priv)->intr = gk104_ce_intr;
|
|
nv_engine(priv)->cclass = &gk104_ce_cclass;
|
|
nv_engine(priv)->sclass = gk104_ce_sclass;
|
|
return 0;
|
|
}
|
|
|
|
struct nvkm_oclass
|
|
gk104_ce0_oclass = {
|
|
.handle = NV_ENGINE(CE0, 0xe0),
|
|
.ofuncs = &(struct nvkm_ofuncs) {
|
|
.ctor = gk104_ce0_ctor,
|
|
.dtor = _nvkm_engine_dtor,
|
|
.init = _nvkm_engine_init,
|
|
.fini = _nvkm_engine_fini,
|
|
},
|
|
};
|
|
|
|
struct nvkm_oclass
|
|
gk104_ce1_oclass = {
|
|
.handle = NV_ENGINE(CE1, 0xe0),
|
|
.ofuncs = &(struct nvkm_ofuncs) {
|
|
.ctor = gk104_ce1_ctor,
|
|
.dtor = _nvkm_engine_dtor,
|
|
.init = _nvkm_engine_init,
|
|
.fini = _nvkm_engine_fini,
|
|
},
|
|
};
|
|
|
|
struct nvkm_oclass
|
|
gk104_ce2_oclass = {
|
|
.handle = NV_ENGINE(CE2, 0xe0),
|
|
.ofuncs = &(struct nvkm_ofuncs) {
|
|
.ctor = gk104_ce2_ctor,
|
|
.dtor = _nvkm_engine_dtor,
|
|
.init = _nvkm_engine_init,
|
|
.fini = _nvkm_engine_fini,
|
|
},
|
|
};
|