mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 21:54:06 +08:00
5402d927ae
Based on Arnds review comments here https://lkml.org/lkml/2014/11/13/161, update the phy driver to not use the reg property to access the sysconfig register offsets. This is because other phy's (miphy28, miphy365) have a combination of memory mapped registers and sysconfig control regs, and we shouldn't be mixing address spaces in the reg property. In addition we would ideally like the sysconfig offsets to be passed via DT in a uniform way. This new method will also allow us to support devices which have sysconfig registers in different banks more easily and it is also analagous to how keystone and bcm7745 platforms pass there syscon offsets in DT. This breaks DT compatibility, but this platform is considered WIP, and is only used by a few developers who are upstreaming support for it. Signed-off-by: Peter Griffin <peter.griffin@linaro.org> Reviewed-by: Arnd Bergmann <arnd@arndb.de> Signed-off-by: Maxime Coquelin <maxime.coquelin@st.com> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
25 lines
1021 B
Plaintext
25 lines
1021 B
Plaintext
ST STiH407 USB PHY controller
|
|
|
|
This file documents the dt bindings for the usb picoPHY driver which is the PHY for both USB2 and USB3
|
|
host controllers (when controlling usb2/1.1 devices) available on STiH407 SoC family from STMicroelectronics.
|
|
|
|
Required properties:
|
|
- compatible : should be "st,stih407-usb2-phy"
|
|
- st,syscfg : phandle of sysconfig bank plus integer array containing phyparam and phyctrl register offsets
|
|
- resets : list of phandle and reset specifier pairs. There should be two entries, one
|
|
for the whole phy and one for the port
|
|
- reset-names : list of reset signal names. Should be "global" and "port"
|
|
See: Documentation/devicetree/bindings/reset/st,sti-powerdown.txt
|
|
See: Documentation/devicetree/bindings/reset/reset.txt
|
|
|
|
Example:
|
|
|
|
usb2_picophy0: usbpicophy@f8 {
|
|
compatible = "st,stih407-usb2-phy";
|
|
#phy-cells = <0>;
|
|
st,syscfg = <&syscfg_core 0x100 0xf4>;
|
|
resets = <&softreset STIH407_PICOPHY_SOFTRESET>,
|
|
<&picophyreset STIH407_PICOPHY0_RESET>;
|
|
reset-names = "global", "port";
|
|
};
|