mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-19 10:44:14 +08:00
ac840605f3
Currently, there are two different fields in the mv643xx_eth_platform_data struct that together describe the PHY address -- one field (phy_addr) has the address of the PHY, but if that address is zero, a second field (force_phy_addr) needs to be set to distinguish the actual address zero from a zero due to not having filled in the PHY address explicitly (which should mean 'use the default PHY address'). If we are a bit smarter about the encoding of the phy_addr field, we can avoid the need for a second field -- this patch does that. Signed-off-by: Lennert Buytenhek <buytenh@marvell.com>
95 lines
2.3 KiB
C
95 lines
2.3 KiB
C
/*
|
|
* arch/arm/mach-mv78xx0/db78x00-bp-setup.c
|
|
*
|
|
* Marvell DB-78x00-BP Development Board Setup
|
|
*
|
|
* This file is licensed under the terms of the GNU General Public
|
|
* License version 2. This program is licensed "as is" without any
|
|
* warranty of any kind, whether express or implied.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/init.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/ata_platform.h>
|
|
#include <linux/mv643xx_eth.h>
|
|
#include <mach/mv78xx0.h>
|
|
#include <asm/mach-types.h>
|
|
#include <asm/mach/arch.h>
|
|
#include "common.h"
|
|
|
|
static struct mv643xx_eth_platform_data db78x00_ge00_data = {
|
|
.phy_addr = MV643XX_ETH_PHY_ADDR(8),
|
|
};
|
|
|
|
static struct mv643xx_eth_platform_data db78x00_ge01_data = {
|
|
.phy_addr = MV643XX_ETH_PHY_ADDR(9),
|
|
};
|
|
|
|
static struct mv643xx_eth_platform_data db78x00_ge10_data = {
|
|
.phy_addr = MV643XX_ETH_PHY_NONE,
|
|
};
|
|
|
|
static struct mv643xx_eth_platform_data db78x00_ge11_data = {
|
|
.phy_addr = MV643XX_ETH_PHY_NONE,
|
|
};
|
|
|
|
static struct mv_sata_platform_data db78x00_sata_data = {
|
|
.n_ports = 2,
|
|
};
|
|
|
|
static void __init db78x00_init(void)
|
|
{
|
|
/*
|
|
* Basic MV78xx0 setup. Needs to be called early.
|
|
*/
|
|
mv78xx0_init();
|
|
|
|
/*
|
|
* Partition on-chip peripherals between the two CPU cores.
|
|
*/
|
|
if (mv78xx0_core_index() == 0) {
|
|
mv78xx0_ehci0_init();
|
|
mv78xx0_ehci1_init();
|
|
mv78xx0_ehci2_init();
|
|
mv78xx0_ge00_init(&db78x00_ge00_data);
|
|
mv78xx0_ge01_init(&db78x00_ge01_data);
|
|
mv78xx0_ge10_init(&db78x00_ge10_data);
|
|
mv78xx0_ge11_init(&db78x00_ge11_data);
|
|
mv78xx0_sata_init(&db78x00_sata_data);
|
|
mv78xx0_uart0_init();
|
|
mv78xx0_uart2_init();
|
|
} else {
|
|
mv78xx0_uart1_init();
|
|
mv78xx0_uart3_init();
|
|
}
|
|
}
|
|
|
|
static int __init db78x00_pci_init(void)
|
|
{
|
|
if (machine_is_db78x00_bp()) {
|
|
/*
|
|
* Assign the x16 PCIe slot on the board to CPU core
|
|
* #0, and let CPU core #1 have the four x1 slots.
|
|
*/
|
|
if (mv78xx0_core_index() == 0)
|
|
mv78xx0_pcie_init(0, 1);
|
|
else
|
|
mv78xx0_pcie_init(1, 0);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
subsys_initcall(db78x00_pci_init);
|
|
|
|
MACHINE_START(DB78X00_BP, "Marvell DB-78x00-BP Development Board")
|
|
/* Maintainer: Lennert Buytenhek <buytenh@marvell.com> */
|
|
.phys_io = MV78XX0_REGS_PHYS_BASE,
|
|
.io_pg_offst = ((MV78XX0_REGS_VIRT_BASE) >> 18) & 0xfffc,
|
|
.boot_params = 0x00000100,
|
|
.init_machine = db78x00_init,
|
|
.map_io = mv78xx0_map_io,
|
|
.init_irq = mv78xx0_init_irq,
|
|
.timer = &mv78xx0_timer,
|
|
MACHINE_END
|