mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-22 20:23:57 +08:00
5dae15b21d
Synopsys DesignWare core based PCIe controllers in Tegra 194 SoC interface with Universal PHY (UPHY) module through a PIPE2UPHY (P2U) module. For each PCIe lane of a controller, there is a P2U unit instantiated at hardware level. This driver provides support for the programming required for each P2U that is going to be used for a PCIe controller. Signed-off-by: Vidya Sagar <vidyas@nvidia.com> Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> Acked-by: Kishon Vijay Abraham I <kishon@ti.com> Acked-by: Thierry Reding <treding@nvidia.com>
17 lines
526 B
Plaintext
17 lines
526 B
Plaintext
# SPDX-License-Identifier: GPL-2.0-only
|
|
config PHY_TEGRA_XUSB
|
|
tristate "NVIDIA Tegra XUSB pad controller driver"
|
|
depends on ARCH_TEGRA
|
|
help
|
|
Choose this option if you have an NVIDIA Tegra SoC.
|
|
|
|
To compile this driver as a module, choose M here: the module will
|
|
be called phy-tegra-xusb.
|
|
|
|
config PHY_TEGRA194_P2U
|
|
tristate "NVIDIA Tegra194 PIPE2UPHY PHY driver"
|
|
depends on ARCH_TEGRA_194_SOC || COMPILE_TEST
|
|
select GENERIC_PHY
|
|
help
|
|
Enable this to support the P2U (PIPE to UPHY) that is part of Tegra 19x SOCs.
|