mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-18 18:23:53 +08:00
73e5709875
Rework the early SCU setup code in headsmp-scu.S to read the base address in the same way as we use to fetch the address of the invalidation function. Reported-by: Bastian Hecht <hechtb@gmail.com> Signed-off-by: Magnus Damm <damm@opensource.se> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
58 lines
1.9 KiB
ArmAsm
58 lines
1.9 KiB
ArmAsm
/*
|
|
* Shared SCU setup for mach-shmobile
|
|
*
|
|
* Copyright (C) 2012 Bastian Hecht
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR /PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#include <linux/linkage.h>
|
|
#include <linux/init.h>
|
|
#include <asm/memory.h>
|
|
|
|
__CPUINIT
|
|
/*
|
|
* Reset vector for secondary CPUs.
|
|
*
|
|
* First we turn on L1 cache coherency for our CPU. Then we jump to
|
|
* shmobile_invalidate_start that invalidates the cache and hands over control
|
|
* to the common ARM startup code.
|
|
* This function will be mapped to address 0 by the SBAR register.
|
|
* A normal branch is out of range here so we need a long jump. We jump to
|
|
* the physical address as the MMU is still turned off.
|
|
*/
|
|
.align 12
|
|
ENTRY(shmobile_secondary_vector_scu)
|
|
mrc p15, 0, r0, c0, c0, 5 @ read MIPDR
|
|
and r0, r0, #3 @ mask out cpu ID
|
|
lsl r0, r0, #3 @ we will shift by cpu_id * 8 bits
|
|
ldr r1, 2f
|
|
ldr r1, [r1] @ SCU base address
|
|
ldr r2, [r1, #8] @ SCU Power Status Register
|
|
mov r3, #3
|
|
bic r2, r2, r3, lsl r0 @ Clear bits of our CPU (Run Mode)
|
|
str r2, [r1, #8] @ write back
|
|
|
|
ldr pc, 1f
|
|
1: .long shmobile_invalidate_start - PAGE_OFFSET + PLAT_PHYS_OFFSET
|
|
2: .long shmobile_scu_base - PAGE_OFFSET + PLAT_PHYS_OFFSET
|
|
ENDPROC(shmobile_secondary_vector_scu)
|
|
|
|
.text
|
|
.globl shmobile_scu_base
|
|
shmobile_scu_base:
|
|
.space 4
|