mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-16 09:13:55 +08:00
25ed8aeb9c
The timing values for dw-dsi are often dependent on the used display and according to Philippe Cornu will most likely also depend on the used phy technology in the soc-specific implementation. To solve this and allow specific implementations to define them as needed add a new get_timing callback to phy_ops and call this from the dphy_timing function to retrieve the necessary values for the specific mode. Right now this handles the hs2lp + lp2hs where Rockchip SoCs need handling according to the phy speed, while STM seems to be ok with static values. changes in v5: - rebase on 5.5-rc1 - merge into px30 dsi series to prevent ordering conflicts changes in v4: - rebase to make it directly fit on top of drm-misc-next after all changes in v3: - check existence of phy_ops->get_timing in __dw_mipi_dsi_probe() - emit actual error when get_timing() call fails - add tags from Philippe and Yannick changes in v2: - add driver-specific handling, don't force all bridge users to use the same timings, as suggested by Philippe Suggested-by: Philippe Cornu <philippe.cornu@st.com> Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com> Reviewed-by: Philippe Cornu <philippe.cornu@st.com> Tested-by: Yannick Fertre <yannick.fertre@st.com> Reviewed-by: Neil Armstrong <narmstrong@baylibre.com> Link: https://patchwork.freedesktop.org/patch/msgid/20191209143130.4553-2-heiko@sntech.de
70 lines
1.8 KiB
C
70 lines
1.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (C) STMicroelectronics SA 2017
|
|
*
|
|
* Authors: Philippe Cornu <philippe.cornu@st.com>
|
|
* Yannick Fertre <yannick.fertre@st.com>
|
|
*/
|
|
|
|
#ifndef __DW_MIPI_DSI__
|
|
#define __DW_MIPI_DSI__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include <drm/drm_modes.h>
|
|
|
|
struct drm_display_mode;
|
|
struct drm_encoder;
|
|
struct dw_mipi_dsi;
|
|
struct mipi_dsi_device;
|
|
struct platform_device;
|
|
|
|
struct dw_mipi_dsi_dphy_timing {
|
|
u16 data_hs2lp;
|
|
u16 data_lp2hs;
|
|
u16 clk_hs2lp;
|
|
u16 clk_lp2hs;
|
|
};
|
|
|
|
struct dw_mipi_dsi_phy_ops {
|
|
int (*init)(void *priv_data);
|
|
void (*power_on)(void *priv_data);
|
|
void (*power_off)(void *priv_data);
|
|
int (*get_lane_mbps)(void *priv_data,
|
|
const struct drm_display_mode *mode,
|
|
unsigned long mode_flags, u32 lanes, u32 format,
|
|
unsigned int *lane_mbps);
|
|
int (*get_timing)(void *priv_data, unsigned int lane_mbps,
|
|
struct dw_mipi_dsi_dphy_timing *timing);
|
|
};
|
|
|
|
struct dw_mipi_dsi_host_ops {
|
|
int (*attach)(void *priv_data,
|
|
struct mipi_dsi_device *dsi);
|
|
int (*detach)(void *priv_data,
|
|
struct mipi_dsi_device *dsi);
|
|
};
|
|
|
|
struct dw_mipi_dsi_plat_data {
|
|
void __iomem *base;
|
|
unsigned int max_data_lanes;
|
|
|
|
enum drm_mode_status (*mode_valid)(void *priv_data,
|
|
const struct drm_display_mode *mode);
|
|
|
|
const struct dw_mipi_dsi_phy_ops *phy_ops;
|
|
const struct dw_mipi_dsi_host_ops *host_ops;
|
|
|
|
void *priv_data;
|
|
};
|
|
|
|
struct dw_mipi_dsi *dw_mipi_dsi_probe(struct platform_device *pdev,
|
|
const struct dw_mipi_dsi_plat_data
|
|
*plat_data);
|
|
void dw_mipi_dsi_remove(struct dw_mipi_dsi *dsi);
|
|
int dw_mipi_dsi_bind(struct dw_mipi_dsi *dsi, struct drm_encoder *encoder);
|
|
void dw_mipi_dsi_unbind(struct dw_mipi_dsi *dsi);
|
|
void dw_mipi_dsi_set_slave(struct dw_mipi_dsi *dsi, struct dw_mipi_dsi *slave);
|
|
|
|
#endif /* __DW_MIPI_DSI__ */
|