mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-26 22:24:09 +08:00
e90a0f3c46
This patch moves header files from plat-s5p to plat-samsung to remove plat-s5p directory to make one plat-samsung directory for Samsung SoCs. Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
44 lines
1.3 KiB
C
44 lines
1.3 KiB
C
/*
|
|
* Copyright (C) 2010-2011 Samsung Electronics Co., Ltd.
|
|
*
|
|
* S5P series MIPI CSI slave device support
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#ifndef __PLAT_SAMSUNG_MIPI_CSIS_H_
|
|
#define __PLAT_SAMSUNG_MIPI_CSIS_H_ __FILE__
|
|
|
|
struct platform_device;
|
|
|
|
/**
|
|
* struct s5p_platform_mipi_csis - platform data for S5P MIPI-CSIS driver
|
|
* @clk_rate: bus clock frequency
|
|
* @lanes: number of data lanes used
|
|
* @alignment: data alignment in bits
|
|
* @hs_settle: HS-RX settle time
|
|
* @fixed_phy_vdd: false to enable external D-PHY regulator management in the
|
|
* driver or true in case this regulator has no enable function
|
|
* @phy_enable: pointer to a callback controlling D-PHY enable/reset
|
|
*/
|
|
struct s5p_platform_mipi_csis {
|
|
unsigned long clk_rate;
|
|
u8 lanes;
|
|
u8 alignment;
|
|
u8 hs_settle;
|
|
bool fixed_phy_vdd;
|
|
int (*phy_enable)(struct platform_device *pdev, bool on);
|
|
};
|
|
|
|
/**
|
|
* s5p_csis_phy_enable - global MIPI-CSI receiver D-PHY control
|
|
* @pdev: MIPI-CSIS platform device
|
|
* @on: true to enable D-PHY and deassert its reset
|
|
* false to disable D-PHY
|
|
*/
|
|
int s5p_csis_phy_enable(struct platform_device *pdev, bool on);
|
|
|
|
#endif /* __PLAT_SAMSUNG_MIPI_CSIS_H_ */
|