mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-22 20:23:57 +08:00
b78e290868
Meson8 uses the same USB PHY as found on the Meson8b and GXBB SoCs. This adds a new compatible string to indicate that this binding also supports the Meson8 SoCs. Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
29 lines
841 B
Plaintext
29 lines
841 B
Plaintext
* Amlogic Meson8, Meson8b and GXBB USB2 PHY
|
|
|
|
Required properties:
|
|
- compatible: Depending on the platform this should be one of:
|
|
"amlogic,meson8-usb2-phy"
|
|
"amlogic,meson8b-usb2-phy"
|
|
"amlogic,meson-gxbb-usb2-phy"
|
|
- reg: The base address and length of the registers
|
|
- #phys-cells: should be 0 (see phy-bindings.txt in this directory)
|
|
- clocks: phandle and clock identifier for the phy clocks
|
|
- clock-names: "usb_general" and "usb"
|
|
|
|
Optional properties:
|
|
- resets: reference to the reset controller
|
|
- phy-supply: see phy-bindings.txt in this directory
|
|
|
|
|
|
Example:
|
|
|
|
usb0_phy: usb-phy@c0000000 {
|
|
compatible = "amlogic,meson-gxbb-usb2-phy";
|
|
#phy-cells = <0>;
|
|
reg = <0x0 0xc0000000 0x0 0x20>;
|
|
resets = <&reset RESET_USB_OTG>;
|
|
clocks = <&clkc CLKID_USB>, <&clkc CLKID_USB0>;
|
|
clock-names = "usb_general", "usb";
|
|
phy-supply = <&usb_vbus>;
|
|
};
|