mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 21:54:06 +08:00
736b1c9c95
The two device tree files octeon_3xxx.dts and octeon_68xx.dts are trimmed by code in a subsequent patch to reflect the hardware actually present on the board. To this end several properties that are not part of the declared bindings are added to aid in trimming off unwanted nodes. Since the device tree and the code that trims it are bound into the kernel binary, these 'marker' properties never escape into the wild, and are purely an implementation detail of the kernel early boot process. This is done for backwards compatibility with existing boards (identified by a board type enumeration value by their bootloaders). New boards will always pass a device tree from the bootloader, the built-in trees are ignored in this case. Signed-off-by: David Daney <david.daney@cavium.com> Cc: linux-mips@linux-mips.org Cc: devicetree-discuss@lists.ozlabs.org Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Rob Herring <rob.herring@calxeda.com> Cc: linux-kernel@vger.kernel.org Cc: David Daney <david.daney@cavium.com> Patchwork: https://patchwork.linux-mips.org/patch/3937/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
47 lines
1.1 KiB
Plaintext
47 lines
1.1 KiB
Plaintext
* UCTL USB controller glue
|
|
|
|
Properties:
|
|
- compatible: "cavium,octeon-6335-uctl"
|
|
|
|
Compatibility with all cn6XXX SOCs.
|
|
|
|
- reg: The base address of the UCTL register bank.
|
|
|
|
- #address-cells: Must be <2>.
|
|
|
|
- #size-cells: Must be <2>.
|
|
|
|
- ranges: Empty to signify direct mapping of the children.
|
|
|
|
- refclk-frequency: A single cell containing the reference clock
|
|
frequency in Hz.
|
|
|
|
- refclk-type: A string describing the reference clock connection
|
|
either "crystal" or "external".
|
|
|
|
Example:
|
|
uctl@118006f000000 {
|
|
compatible = "cavium,octeon-6335-uctl";
|
|
reg = <0x11800 0x6f000000 0x0 0x100>;
|
|
ranges; /* Direct mapping */
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
/* 12MHz, 24MHz and 48MHz allowed */
|
|
refclk-frequency = <24000000>;
|
|
/* Either "crystal" or "external" */
|
|
refclk-type = "crystal";
|
|
|
|
ehci@16f0000000000 {
|
|
compatible = "cavium,octeon-6335-ehci","usb-ehci";
|
|
reg = <0x16f00 0x00000000 0x0 0x100>;
|
|
interrupts = <0 56>;
|
|
big-endian-regs;
|
|
};
|
|
ohci@16f0000000400 {
|
|
compatible = "cavium,octeon-6335-ohci","usb-ohci";
|
|
reg = <0x16f00 0x00000400 0x0 0x100>;
|
|
interrupts = <0 56>;
|
|
big-endian-regs;
|
|
};
|
|
};
|