mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-22 20:23:57 +08:00
5f7f0317ed
This is the main peripheral IRQ controller on the BCM7xxx MIPS chips; it has the following characteristics: - 64 to 160+ level IRQs - Atomic set/clear registers - Reasonably predictable register layout (N status words, then N mask status words, then N mask set words, then N mask clear words) - SMP affinity supported on most systems - Typically connected to MIPS IRQ 2,3,2,3 on CPUs 0,1,2,3 This driver registers one IRQ domain and one IRQ chip to cover all instances of the block. Up to 4 instances of the block may appear, as it supports 4-way IRQ affinity on BCM7435. The same block exists on the ARM BCM7xxx chips, but typically the ARM GIC is used instead. So this driver is primarily intended for MIPS STB chips. Signed-off-by: Kevin Cernekee <cernekee@gmail.com> Cc: f.fainelli@gmail.com Cc: jaedon.shin@gmail.com Cc: abrestic@chromium.org Cc: tglx@linutronix.de Cc: jason@lakedaemon.net Cc: jogo@openwrt.org Cc: arnd@arndb.de Cc: computersforpeace@gmail.com Cc: linux-mips@linux-mips.org Cc: devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/8844/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
53 lines
1.9 KiB
Plaintext
53 lines
1.9 KiB
Plaintext
Broadcom BCM7038-style Level 1 interrupt controller
|
|
|
|
This block is a first level interrupt controller that is typically connected
|
|
directly to one of the HW INT lines on each CPU. Every BCM7xxx set-top chip
|
|
since BCM7038 has contained this hardware.
|
|
|
|
Key elements of the hardware design include:
|
|
|
|
- 64, 96, 128, or 160 incoming level IRQ lines
|
|
|
|
- Most onchip peripherals are wired directly to an L1 input
|
|
|
|
- A separate instance of the register set for each CPU, allowing individual
|
|
peripheral IRQs to be routed to any CPU
|
|
|
|
- Atomic mask/unmask operations
|
|
|
|
- No polarity/level/edge settings
|
|
|
|
- No FIFO or priority encoder logic; software is expected to read all
|
|
2-5 status words to determine which IRQs are pending
|
|
|
|
Required properties:
|
|
|
|
- compatible: should be "brcm,bcm7038-l1-intc"
|
|
- reg: specifies the base physical address and size of the registers;
|
|
the number of supported IRQs is inferred from the size argument
|
|
- interrupt-controller: identifies the node as an interrupt controller
|
|
- #interrupt-cells: specifies the number of cells needed to encode an interrupt
|
|
source, should be 1.
|
|
- interrupt-parent: specifies the phandle to the parent interrupt controller(s)
|
|
this one is cascaded from
|
|
- interrupts: specifies the interrupt line(s) in the interrupt-parent controller
|
|
node; valid values depend on the type of parent interrupt controller
|
|
|
|
If multiple reg ranges and interrupt-parent entries are present on an SMP
|
|
system, the driver will allow IRQ SMP affinity to be set up through the
|
|
/proc/irq/ interface. In the simplest possible configuration, only one
|
|
reg range and one interrupt-parent is needed.
|
|
|
|
Example:
|
|
|
|
periph_intc: periph_intc@1041a400 {
|
|
compatible = "brcm,bcm7038-l1-intc";
|
|
reg = <0x1041a400 0x30 0x1041a600 0x30>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-parent = <&cpu_intc>;
|
|
interrupts = <2>, <3>;
|
|
};
|