mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-18 18:23:53 +08:00
9a8fd55899
The attached patches provides part 6 of an architecture implementation for the Tensilica Xtensa CPU series. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
29 lines
805 B
C
29 lines
805 B
C
/*
|
|
* include/asm-xtensa/hardirq.h
|
|
*
|
|
* This file is subject to the terms and conditions of the GNU General
|
|
* Public License. See the file "COPYING" in the main directory of
|
|
* this archive for more details.
|
|
*
|
|
* Copyright (C) 2002 - 2005 Tensilica Inc.
|
|
*/
|
|
|
|
#ifndef _XTENSA_HARDIRQ_H
|
|
#define _XTENSA_HARDIRQ_H
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/cache.h>
|
|
#include <asm/irq.h>
|
|
|
|
/* headers.S is sensitive to the offsets of these fields */
|
|
typedef struct {
|
|
unsigned int __softirq_pending;
|
|
unsigned int __syscall_count;
|
|
struct task_struct * __ksoftirqd_task; /* waitqueue is too large */
|
|
unsigned int __nmi_count; /* arch dependent */
|
|
} ____cacheline_aligned irq_cpustat_t;
|
|
|
|
#include <linux/irq_cpustat.h> /* Standard mappings for irq_cpustat_t above */
|
|
|
|
#endif /* _XTENSA_HARDIRQ_H */
|