mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-29 15:43:59 +08:00
82e9bd5885
The OMAP3 clock code currently #includes a large .h file full of static
data structures. Instead, define the data in a .c file.
Russell King <linux@arm.linux.org.uk> proposed this new arrangement:
http://marc.info/?l=linux-omap&m=125967425908895&w=2
Signed-off-by: Paul Walmsley <paul@pwsan.com>
Cc: Russell King <linux@arm.linux.org.uk>
36 lines
1.2 KiB
C
36 lines
1.2 KiB
C
/*
|
|
* OMAP3 clock function prototypes and macros
|
|
*
|
|
* Copyright (C) 2007-2009 Texas Instruments, Inc.
|
|
* Copyright (C) 2007-2009 Nokia Corporation
|
|
*/
|
|
|
|
#ifndef __ARCH_ARM_MACH_OMAP2_CLOCK_34XX_H
|
|
#define __ARCH_ARM_MACH_OMAP2_CLOCK_34XX_H
|
|
|
|
unsigned long omap3_dpll_recalc(struct clk *clk);
|
|
unsigned long omap3_clkoutx2_recalc(struct clk *clk);
|
|
void omap3_dpll_allow_idle(struct clk *clk);
|
|
void omap3_dpll_deny_idle(struct clk *clk);
|
|
u32 omap3_dpll_autoidle_read(struct clk *clk);
|
|
int omap3_noncore_dpll_set_rate(struct clk *clk, unsigned long rate);
|
|
int omap3_dpll4_set_rate(struct clk *clk, unsigned long rate);
|
|
int omap3_core_dpll_m2_set_rate(struct clk *clk, unsigned long rate);
|
|
void omap3_clk_lock_dpll5(void);
|
|
|
|
/* CM_CLKEN_PLL*.EN* bit values - not all are available for every DPLL */
|
|
#define DPLL_LOW_POWER_STOP 0x1
|
|
#define DPLL_LOW_POWER_BYPASS 0x5
|
|
#define DPLL_LOCKED 0x7
|
|
|
|
extern struct clk *sdrc_ick_p;
|
|
extern struct clk *arm_fck_p;
|
|
|
|
/* OMAP34xx-specific clkops */
|
|
extern const struct clkops clkops_omap3430es2_ssi_wait;
|
|
extern const struct clkops clkops_omap3430es2_hsotgusb_wait;
|
|
extern const struct clkops clkops_omap3430es2_dss_usbhost_wait;
|
|
extern const struct clkops clkops_noncore_dpll_ops;
|
|
|
|
#endif
|