mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-21 11:44:01 +08:00
afd24e1468
Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com> CC: Thomas Gleixner <tglx@linutronix.de>
105 lines
1.4 KiB
Plaintext
105 lines
1.4 KiB
Plaintext
Allwinner Sunxi Interrupt Controller
|
|
|
|
Required properties:
|
|
|
|
- compatible : should be "allwinner,sunxi-ic"
|
|
- reg : Specifies base physical address and size of the registers.
|
|
- interrupt-controller : Identifies the node as an interrupt controller
|
|
- #interrupt-cells : Specifies the number of cells needed to encode an
|
|
interrupt source. The value shall be 1.
|
|
|
|
The interrupt sources are as follows:
|
|
|
|
0: ENMI
|
|
1: UART0
|
|
2: UART1
|
|
3: UART2
|
|
4: UART3
|
|
5: IR0
|
|
6: IR1
|
|
7: I2C0
|
|
8: I2C1
|
|
9: I2C2
|
|
10: SPI0
|
|
11: SPI1
|
|
12: SPI2
|
|
13: SPDIF
|
|
14: AC97
|
|
15: TS
|
|
16: I2S
|
|
17: UART4
|
|
18: UART5
|
|
19: UART6
|
|
20: UART7
|
|
21: KEYPAD
|
|
22: TIMER0
|
|
23: TIMER1
|
|
24: TIMER2
|
|
25: TIMER3
|
|
26: CAN
|
|
27: DMA
|
|
28: PIO
|
|
29: TOUCH_PANEL
|
|
30: AUDIO_CODEC
|
|
31: LRADC
|
|
32: SDMC0
|
|
33: SDMC1
|
|
34: SDMC2
|
|
35: SDMC3
|
|
36: MEMSTICK
|
|
37: NAND
|
|
38: USB0
|
|
39: USB1
|
|
40: USB2
|
|
41: SCR
|
|
42: CSI0
|
|
43: CSI1
|
|
44: LCDCTRL0
|
|
45: LCDCTRL1
|
|
46: MP
|
|
47: DEFEBE0
|
|
48: DEFEBE1
|
|
49: PMU
|
|
50: SPI3
|
|
51: TZASC
|
|
52: PATA
|
|
53: VE
|
|
54: SS
|
|
55: EMAC
|
|
56: SATA
|
|
57: GPS
|
|
58: HDMI
|
|
59: TVE
|
|
60: ACE
|
|
61: TVD
|
|
62: PS2_0
|
|
63: PS2_1
|
|
64: USB3
|
|
65: USB4
|
|
66: PLE_PFM
|
|
67: TIMER4
|
|
68: TIMER5
|
|
69: GPU_GP
|
|
70: GPU_GPMMU
|
|
71: GPU_PP0
|
|
72: GPU_PPMMU0
|
|
73: GPU_PMU
|
|
74: GPU_RSV0
|
|
75: GPU_RSV1
|
|
76: GPU_RSV2
|
|
77: GPU_RSV3
|
|
78: GPU_RSV4
|
|
79: GPU_RSV5
|
|
80: GPU_RSV6
|
|
82: SYNC_TIMER0
|
|
83: SYNC_TIMER1
|
|
|
|
Example:
|
|
|
|
intc: interrupt-controller {
|
|
compatible = "allwinner,sunxi-ic";
|
|
reg = <0x01c20400 0x400>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <2>;
|
|
};
|