mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-15 00:34:10 +08:00
7c2dcfa295
The LAN8804 PHY has same features as that of LAN8814 PHY except that it doesn't support 1588, SyncE or Q-USGMII. This PHY is found inside the LAN966X switches. Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Horatiu Vultur <horatiu.vultur@microchip.com> Signed-off-by: David S. Miller <davem@davemloft.net>
66 lines
1.9 KiB
C
66 lines
1.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* include/linux/micrel_phy.h
|
|
*
|
|
* Micrel PHY IDs
|
|
*/
|
|
|
|
#ifndef _MICREL_PHY_H
|
|
#define _MICREL_PHY_H
|
|
|
|
#define MICREL_PHY_ID_MASK 0x00fffff0
|
|
|
|
#define PHY_ID_KSZ8873MLL 0x000e7237
|
|
#define PHY_ID_KSZ9021 0x00221610
|
|
#define PHY_ID_KSZ9021RLRN 0x00221611
|
|
#define PHY_ID_KS8737 0x00221720
|
|
#define PHY_ID_KSZ8021 0x00221555
|
|
#define PHY_ID_KSZ8031 0x00221556
|
|
#define PHY_ID_KSZ8041 0x00221510
|
|
/* undocumented */
|
|
#define PHY_ID_KSZ8041RNLI 0x00221537
|
|
#define PHY_ID_KSZ8051 0x00221550
|
|
/* same id: ks8001 Rev. A/B, and ks8721 Rev 3. */
|
|
#define PHY_ID_KSZ8001 0x0022161A
|
|
/* same id: KS8081, KS8091 */
|
|
#define PHY_ID_KSZ8081 0x00221560
|
|
#define PHY_ID_KSZ8061 0x00221570
|
|
#define PHY_ID_KSZ9031 0x00221620
|
|
#define PHY_ID_KSZ9131 0x00221640
|
|
#define PHY_ID_LAN8814 0x00221660
|
|
#define PHY_ID_LAN8804 0x00221670
|
|
|
|
#define PHY_ID_KSZ886X 0x00221430
|
|
#define PHY_ID_KSZ8863 0x00221435
|
|
|
|
#define PHY_ID_KSZ87XX 0x00221550
|
|
|
|
#define PHY_ID_KSZ9477 0x00221631
|
|
|
|
/* struct phy_device dev_flags definitions */
|
|
#define MICREL_PHY_50MHZ_CLK 0x00000001
|
|
#define MICREL_PHY_FXEN 0x00000002
|
|
#define MICREL_KSZ8_P1_ERRATA 0x00000003
|
|
|
|
#define MICREL_KSZ9021_EXTREG_CTRL 0xB
|
|
#define MICREL_KSZ9021_EXTREG_DATA_WRITE 0xC
|
|
#define MICREL_KSZ9021_RGMII_CLK_CTRL_PAD_SCEW 0x104
|
|
#define MICREL_KSZ9021_RGMII_RX_DATA_PAD_SCEW 0x105
|
|
|
|
/* Device specific MII_BMCR (Reg 0) bits */
|
|
/* 1 = HP Auto MDI/MDI-X mode, 0 = Microchip Auto MDI/MDI-X mode */
|
|
#define KSZ886X_BMCR_HP_MDIX BIT(5)
|
|
/* 1 = Force MDI (transmit on RXP/RXM pins), 0 = Normal operation
|
|
* (transmit on TXP/TXM pins)
|
|
*/
|
|
#define KSZ886X_BMCR_FORCE_MDI BIT(4)
|
|
/* 1 = Disable auto MDI-X */
|
|
#define KSZ886X_BMCR_DISABLE_AUTO_MDIX BIT(3)
|
|
#define KSZ886X_BMCR_DISABLE_FAR_END_FAULT BIT(2)
|
|
#define KSZ886X_BMCR_DISABLE_TRANSMIT BIT(1)
|
|
#define KSZ886X_BMCR_DISABLE_LED BIT(0)
|
|
|
|
#define KSZ886X_CTRL_MDIX_STAT BIT(4)
|
|
|
|
#endif /* _MICREL_PHY_H */
|