2
0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-24 05:04:00 +08:00
linux-next/drivers/clk/sunxi-ng
Maxime Ripard 87ba9e5962 clk: sunxi-ng: div: Allow to set a maximum
Some dividers might have a maximum value that is lower than the width of
the register.

Add a field to _ccu_div to handle those case properly. If the field is set
to 0, the code will assume that the maximum value is the maximum one that
can be used with the field register width.

Otherwise, we'll use whatever value has been set.

Signed-off-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Acked-by: Chen-Yu Tsai <wens@csie.org>
2016-09-10 11:41:18 +02:00
..
ccu_common.c
ccu_common.h
ccu_div.c clk: sunxi-ng: Add divider 2016-07-08 18:04:48 -07:00
ccu_div.h clk: sunxi-ng: div: Allow to set a maximum 2016-09-10 11:41:18 +02:00
ccu_frac.c
ccu_frac.h
ccu_gate.c clk: sunxi-ng: Add gate clock support 2016-07-08 18:04:38 -07:00
ccu_gate.h clk: sunxi-ng: Add gate clock support 2016-07-08 18:04:38 -07:00
ccu_mp.c clk: sunxi-ng: div: Allow to set a maximum 2016-09-10 11:41:18 +02:00
ccu_mp.h clk: sunxi-ng: mux: Rename mux macro to be consistent 2016-08-25 22:25:53 +02:00
ccu_mult.h
ccu_mux.c clk: sunxi-ng: mux: Add clk notifier functions 2016-08-25 22:30:36 +02:00
ccu_mux.h clk: sunxi-ng: mux: Add clk notifier functions 2016-08-25 22:30:36 +02:00
ccu_nk.c clk: sunxi-ng: Add N-K-factor clock support 2016-07-08 18:04:56 -07:00
ccu_nk.h clk: sunxi-ng: Add N-K-factor clock support 2016-07-08 18:04:56 -07:00
ccu_nkm.c clk: sunxi-ng: div: Allow to set a maximum 2016-09-10 11:41:18 +02:00
ccu_nkm.h clk: sunxi-ng: mux: Rename mux macro to be consistent 2016-08-25 22:25:53 +02:00
ccu_nkmp.c clk: sunxi-ng: div: Allow to set a maximum 2016-09-10 11:41:18 +02:00
ccu_nkmp.h clk: sunxi-ng: Add N-K-M-P factor clock 2016-07-08 18:05:06 -07:00
ccu_nm.c clk: sunxi-ng: div: Allow to set a maximum 2016-09-10 11:41:18 +02:00
ccu_nm.h clk: sunxi-ng: Add N-M-factor clock support 2016-07-08 18:05:00 -07:00
ccu_phase.c clk: sunxi-ng: Add phase clock support 2016-07-08 18:04:45 -07:00
ccu_phase.h clk: sunxi-ng: Add phase clock support 2016-07-08 18:04:45 -07:00
ccu_reset.c
ccu_reset.h
ccu-sun6i-a31.c clk: sunxi-ng: Add A31/A31s clocks 2016-08-25 22:31:43 +02:00
ccu-sun6i-a31.h clk: sunxi-ng: Add A31/A31s clocks 2016-08-25 22:31:43 +02:00
ccu-sun8i-h3.c clk: sunxi-ng: mux: support fixed pre-dividers on multiple parents 2016-08-25 22:27:22 +02:00
ccu-sun8i-h3.h clk: sunxi-ng: Add H3 clocks 2016-07-08 18:05:12 -07:00
Kconfig clk: sunxi-ng: Add A31/A31s clocks 2016-08-25 22:31:43 +02:00
Makefile clk: sunxi-ng: Add A31/A31s clocks 2016-08-25 22:31:43 +02:00