mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 13:43:55 +08:00
cd0527c25b
This patch fixes smsc9215 irq ploarity configuration of SMDKV310. We can change type of EINT(5) as HIGH, but it's better to change IRQ output of smsc9215 as an active low because smsc's IRQ line has been pull-up. Signed-off-by: Jeongtae Park <jtp.park@samsung.com> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
249 lines
6.7 KiB
C
249 lines
6.7 KiB
C
/* linux/arch/arm/mach-exynos4/mach-smdkv310.c
|
|
*
|
|
* Copyright (c) 2010-2011 Samsung Electronics Co., Ltd.
|
|
* http://www.samsung.com
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
|
|
#include <linux/serial_core.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/mmc/host.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/smsc911x.h>
|
|
#include <linux/io.h>
|
|
#include <linux/i2c.h>
|
|
#include <linux/input.h>
|
|
|
|
#include <asm/mach/arch.h>
|
|
#include <asm/mach-types.h>
|
|
|
|
#include <plat/regs-serial.h>
|
|
#include <plat/regs-srom.h>
|
|
#include <plat/exynos4.h>
|
|
#include <plat/cpu.h>
|
|
#include <plat/devs.h>
|
|
#include <plat/keypad.h>
|
|
#include <plat/sdhci.h>
|
|
#include <plat/iic.h>
|
|
#include <plat/pd.h>
|
|
|
|
#include <mach/map.h>
|
|
|
|
/* Following are default values for UCON, ULCON and UFCON UART registers */
|
|
#define SMDKV310_UCON_DEFAULT (S3C2410_UCON_TXILEVEL | \
|
|
S3C2410_UCON_RXILEVEL | \
|
|
S3C2410_UCON_TXIRQMODE | \
|
|
S3C2410_UCON_RXIRQMODE | \
|
|
S3C2410_UCON_RXFIFO_TOI | \
|
|
S3C2443_UCON_RXERR_IRQEN)
|
|
|
|
#define SMDKV310_ULCON_DEFAULT S3C2410_LCON_CS8
|
|
|
|
#define SMDKV310_UFCON_DEFAULT (S3C2410_UFCON_FIFOMODE | \
|
|
S5PV210_UFCON_TXTRIG4 | \
|
|
S5PV210_UFCON_RXTRIG4)
|
|
|
|
static struct s3c2410_uartcfg smdkv310_uartcfgs[] __initdata = {
|
|
[0] = {
|
|
.hwport = 0,
|
|
.flags = 0,
|
|
.ucon = SMDKV310_UCON_DEFAULT,
|
|
.ulcon = SMDKV310_ULCON_DEFAULT,
|
|
.ufcon = SMDKV310_UFCON_DEFAULT,
|
|
},
|
|
[1] = {
|
|
.hwport = 1,
|
|
.flags = 0,
|
|
.ucon = SMDKV310_UCON_DEFAULT,
|
|
.ulcon = SMDKV310_ULCON_DEFAULT,
|
|
.ufcon = SMDKV310_UFCON_DEFAULT,
|
|
},
|
|
[2] = {
|
|
.hwport = 2,
|
|
.flags = 0,
|
|
.ucon = SMDKV310_UCON_DEFAULT,
|
|
.ulcon = SMDKV310_ULCON_DEFAULT,
|
|
.ufcon = SMDKV310_UFCON_DEFAULT,
|
|
},
|
|
[3] = {
|
|
.hwport = 3,
|
|
.flags = 0,
|
|
.ucon = SMDKV310_UCON_DEFAULT,
|
|
.ulcon = SMDKV310_ULCON_DEFAULT,
|
|
.ufcon = SMDKV310_UFCON_DEFAULT,
|
|
},
|
|
};
|
|
|
|
static struct s3c_sdhci_platdata smdkv310_hsmmc0_pdata __initdata = {
|
|
.cd_type = S3C_SDHCI_CD_GPIO,
|
|
.ext_cd_gpio = EXYNOS4_GPK0(2),
|
|
.ext_cd_gpio_invert = 1,
|
|
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
|
|
#ifdef CONFIG_EXYNOS4_SDHCI_CH0_8BIT
|
|
.max_width = 8,
|
|
.host_caps = MMC_CAP_8_BIT_DATA,
|
|
#endif
|
|
};
|
|
|
|
static struct s3c_sdhci_platdata smdkv310_hsmmc1_pdata __initdata = {
|
|
.cd_type = S3C_SDHCI_CD_GPIO,
|
|
.ext_cd_gpio = EXYNOS4_GPK0(2),
|
|
.ext_cd_gpio_invert = 1,
|
|
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
|
|
};
|
|
|
|
static struct s3c_sdhci_platdata smdkv310_hsmmc2_pdata __initdata = {
|
|
.cd_type = S3C_SDHCI_CD_GPIO,
|
|
.ext_cd_gpio = EXYNOS4_GPK2(2),
|
|
.ext_cd_gpio_invert = 1,
|
|
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
|
|
#ifdef CONFIG_EXYNOS4_SDHCI_CH2_8BIT
|
|
.max_width = 8,
|
|
.host_caps = MMC_CAP_8_BIT_DATA,
|
|
#endif
|
|
};
|
|
|
|
static struct s3c_sdhci_platdata smdkv310_hsmmc3_pdata __initdata = {
|
|
.cd_type = S3C_SDHCI_CD_GPIO,
|
|
.ext_cd_gpio = EXYNOS4_GPK2(2),
|
|
.ext_cd_gpio_invert = 1,
|
|
.clk_type = S3C_SDHCI_CLK_DIV_EXTERNAL,
|
|
};
|
|
|
|
static struct resource smdkv310_smsc911x_resources[] = {
|
|
[0] = {
|
|
.start = EXYNOS4_PA_SROM_BANK(1),
|
|
.end = EXYNOS4_PA_SROM_BANK(1) + SZ_64K - 1,
|
|
.flags = IORESOURCE_MEM,
|
|
},
|
|
[1] = {
|
|
.start = IRQ_EINT(5),
|
|
.end = IRQ_EINT(5),
|
|
.flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
|
|
},
|
|
};
|
|
|
|
static struct smsc911x_platform_config smsc9215_config = {
|
|
.irq_polarity = SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
|
|
.irq_type = SMSC911X_IRQ_TYPE_PUSH_PULL,
|
|
.flags = SMSC911X_USE_16BIT | SMSC911X_FORCE_INTERNAL_PHY,
|
|
.phy_interface = PHY_INTERFACE_MODE_MII,
|
|
.mac = {0x00, 0x80, 0x00, 0x23, 0x45, 0x67},
|
|
};
|
|
|
|
static struct platform_device smdkv310_smsc911x = {
|
|
.name = "smsc911x",
|
|
.id = -1,
|
|
.num_resources = ARRAY_SIZE(smdkv310_smsc911x_resources),
|
|
.resource = smdkv310_smsc911x_resources,
|
|
.dev = {
|
|
.platform_data = &smsc9215_config,
|
|
},
|
|
};
|
|
|
|
static uint32_t smdkv310_keymap[] __initdata = {
|
|
/* KEY(row, col, keycode) */
|
|
KEY(0, 3, KEY_1), KEY(0, 4, KEY_2), KEY(0, 5, KEY_3),
|
|
KEY(0, 6, KEY_4), KEY(0, 7, KEY_5),
|
|
KEY(1, 3, KEY_A), KEY(1, 4, KEY_B), KEY(1, 5, KEY_C),
|
|
KEY(1, 6, KEY_D), KEY(1, 7, KEY_E)
|
|
};
|
|
|
|
static struct matrix_keymap_data smdkv310_keymap_data __initdata = {
|
|
.keymap = smdkv310_keymap,
|
|
.keymap_size = ARRAY_SIZE(smdkv310_keymap),
|
|
};
|
|
|
|
static struct samsung_keypad_platdata smdkv310_keypad_data __initdata = {
|
|
.keymap_data = &smdkv310_keymap_data,
|
|
.rows = 2,
|
|
.cols = 8,
|
|
};
|
|
|
|
static struct i2c_board_info i2c_devs1[] __initdata = {
|
|
{I2C_BOARD_INFO("wm8994", 0x1a),},
|
|
};
|
|
|
|
static struct platform_device *smdkv310_devices[] __initdata = {
|
|
&s3c_device_hsmmc0,
|
|
&s3c_device_hsmmc1,
|
|
&s3c_device_hsmmc2,
|
|
&s3c_device_hsmmc3,
|
|
&s3c_device_i2c1,
|
|
&s3c_device_rtc,
|
|
&s3c_device_wdt,
|
|
&exynos4_device_ac97,
|
|
&exynos4_device_i2s0,
|
|
&samsung_device_keypad,
|
|
&exynos4_device_pd[PD_MFC],
|
|
&exynos4_device_pd[PD_G3D],
|
|
&exynos4_device_pd[PD_LCD0],
|
|
&exynos4_device_pd[PD_LCD1],
|
|
&exynos4_device_pd[PD_CAM],
|
|
&exynos4_device_pd[PD_TV],
|
|
&exynos4_device_pd[PD_GPS],
|
|
&exynos4_device_sysmmu,
|
|
&samsung_asoc_dma,
|
|
&smdkv310_smsc911x,
|
|
};
|
|
|
|
static void __init smdkv310_smsc911x_init(void)
|
|
{
|
|
u32 cs1;
|
|
|
|
/* configure nCS1 width to 16 bits */
|
|
cs1 = __raw_readl(S5P_SROM_BW) &
|
|
~(S5P_SROM_BW__CS_MASK << S5P_SROM_BW__NCS1__SHIFT);
|
|
cs1 |= ((1 << S5P_SROM_BW__DATAWIDTH__SHIFT) |
|
|
(1 << S5P_SROM_BW__WAITENABLE__SHIFT) |
|
|
(1 << S5P_SROM_BW__BYTEENABLE__SHIFT)) <<
|
|
S5P_SROM_BW__NCS1__SHIFT;
|
|
__raw_writel(cs1, S5P_SROM_BW);
|
|
|
|
/* set timing for nCS1 suitable for ethernet chip */
|
|
__raw_writel((0x1 << S5P_SROM_BCX__PMC__SHIFT) |
|
|
(0x9 << S5P_SROM_BCX__TACP__SHIFT) |
|
|
(0xc << S5P_SROM_BCX__TCAH__SHIFT) |
|
|
(0x1 << S5P_SROM_BCX__TCOH__SHIFT) |
|
|
(0x6 << S5P_SROM_BCX__TACC__SHIFT) |
|
|
(0x1 << S5P_SROM_BCX__TCOS__SHIFT) |
|
|
(0x1 << S5P_SROM_BCX__TACS__SHIFT), S5P_SROM_BC1);
|
|
}
|
|
|
|
static void __init smdkv310_map_io(void)
|
|
{
|
|
s5p_init_io(NULL, 0, S5P_VA_CHIPID);
|
|
s3c24xx_init_clocks(24000000);
|
|
s3c24xx_init_uarts(smdkv310_uartcfgs, ARRAY_SIZE(smdkv310_uartcfgs));
|
|
}
|
|
|
|
static void __init smdkv310_machine_init(void)
|
|
{
|
|
s3c_i2c1_set_platdata(NULL);
|
|
i2c_register_board_info(1, i2c_devs1, ARRAY_SIZE(i2c_devs1));
|
|
|
|
smdkv310_smsc911x_init();
|
|
|
|
s3c_sdhci0_set_platdata(&smdkv310_hsmmc0_pdata);
|
|
s3c_sdhci1_set_platdata(&smdkv310_hsmmc1_pdata);
|
|
s3c_sdhci2_set_platdata(&smdkv310_hsmmc2_pdata);
|
|
s3c_sdhci3_set_platdata(&smdkv310_hsmmc3_pdata);
|
|
|
|
samsung_keypad_set_platdata(&smdkv310_keypad_data);
|
|
|
|
platform_add_devices(smdkv310_devices, ARRAY_SIZE(smdkv310_devices));
|
|
}
|
|
|
|
MACHINE_START(SMDKV310, "SMDKV310")
|
|
/* Maintainer: Kukjin Kim <kgene.kim@samsung.com> */
|
|
/* Maintainer: Changhwan Youn <chaos.youn@samsung.com> */
|
|
.boot_params = S5P_PA_SDRAM + 0x100,
|
|
.init_irq = exynos4_init_irq,
|
|
.map_io = smdkv310_map_io,
|
|
.init_machine = smdkv310_machine_init,
|
|
.timer = &exynos4_timer,
|
|
MACHINE_END
|