mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-21 11:44:01 +08:00
c23bfc3835
Most PCI implementations perform simple root bus scanning. Rather than having each group of platforms provide a duplicated bus scan function, provide the PCI configuration ops structure via the hw_pci structure, and call the root bus scanning function from core ARM PCI code. Acked-by: Krzysztof Hałasa <khc@pm.waw.pl> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
76 lines
1.8 KiB
C
76 lines
1.8 KiB
C
/*
|
|
* arch/arm/mach-ixp4xx/nas100d-pci.c
|
|
*
|
|
* NAS 100d board-level PCI initialization
|
|
*
|
|
* based on ixdp425-pci.c:
|
|
* Copyright (C) 2002 Intel Corporation.
|
|
* Copyright (C) 2003-2004 MontaVista Software, Inc.
|
|
*
|
|
* Maintainer: http://www.nslu2-linux.org/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
*/
|
|
|
|
#include <linux/pci.h>
|
|
#include <linux/init.h>
|
|
#include <linux/irq.h>
|
|
#include <asm/mach/pci.h>
|
|
#include <asm/mach-types.h>
|
|
|
|
#define MAX_DEV 3
|
|
#define IRQ_LINES 3
|
|
|
|
/* PCI controller GPIO to IRQ pin mappings */
|
|
#define INTA 11
|
|
#define INTB 10
|
|
#define INTC 9
|
|
#define INTD 8
|
|
#define INTE 7
|
|
|
|
void __init nas100d_pci_preinit(void)
|
|
{
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(INTA), IRQ_TYPE_LEVEL_LOW);
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(INTB), IRQ_TYPE_LEVEL_LOW);
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(INTC), IRQ_TYPE_LEVEL_LOW);
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(INTD), IRQ_TYPE_LEVEL_LOW);
|
|
irq_set_irq_type(IXP4XX_GPIO_IRQ(INTE), IRQ_TYPE_LEVEL_LOW);
|
|
ixp4xx_pci_preinit();
|
|
}
|
|
|
|
static int __init nas100d_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
|
{
|
|
static int pci_irq_table[MAX_DEV][IRQ_LINES] = {
|
|
{ IXP4XX_GPIO_IRQ(INTA), -1, -1 },
|
|
{ IXP4XX_GPIO_IRQ(INTB), -1, -1 },
|
|
{ IXP4XX_GPIO_IRQ(INTC), IXP4XX_GPIO_IRQ(INTD),
|
|
IXP4XX_GPIO_IRQ(INTE) },
|
|
};
|
|
|
|
if (slot >= 1 && slot <= MAX_DEV && pin >= 1 && pin <= IRQ_LINES)
|
|
return pci_irq_table[slot - 1][pin - 1];
|
|
|
|
return -1;
|
|
}
|
|
|
|
struct hw_pci __initdata nas100d_pci = {
|
|
.nr_controllers = 1,
|
|
.ops = &ixp4xx_ops,
|
|
.preinit = nas100d_pci_preinit,
|
|
.setup = ixp4xx_setup,
|
|
.map_irq = nas100d_map_irq,
|
|
};
|
|
|
|
int __init nas100d_pci_init(void)
|
|
{
|
|
if (machine_is_nas100d())
|
|
pci_common_init(&nas100d_pci);
|
|
|
|
return 0;
|
|
}
|
|
|
|
subsys_initcall(nas100d_pci_init);
|