2
0
mirror of https://github.com/edk2-porting/linux-next.git synced 2024-12-23 20:53:53 +08:00
linux-next/Documentation/arm64
Marc Zyngier 7f2481b39b irqchip/gic-v3: Add quirks for HIP06/07 invalid GICD_TYPER erratum 161010803
It looks like the HIP06/07 SoCs have extra bits in their GICD_TYPER
registers, which confuse the GICv3.1 code (these systems appear to
expose ESPIs while they actually don't).

Detect these systems as early as possible and wipe the fields that
should be RES0 in the register.

Tested-by: John Garry <john.garry@huawei.com>
Signed-off-by: Marc Zyngier <maz@kernel.org>
2019-08-20 10:23:35 +01:00
..
acpi_object_usage.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00
arm-acpi.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00
booting.rst Devicetree updates for v5.3: 2019-07-11 18:35:30 -07:00
cpu-feature-registers.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00
elf_hwcaps.rst It's been a relatively busy cycle for docs: 2019-07-09 12:34:26 -07:00
hugetlbpage.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00
index.rst docs: add arch doc directories to the index 2019-07-15 11:03:01 -03:00
legacy_instructions.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00
memory.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00
perf.txt arm64: docs: Document perf event attributes 2019-04-24 15:46:26 +01:00
pointer-authentication.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00
silicon-errata.rst irqchip/gic-v3: Add quirks for HIP06/07 invalid GICD_TYPER erratum 161010803 2019-08-20 10:23:35 +01:00
sve.rst It's been a relatively busy cycle for docs: 2019-07-09 12:34:26 -07:00
tagged-pointers.rst docs: arm64: convert docs to ReST and rename to .rst 2019-06-14 14:20:27 -06:00