mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-22 12:14:01 +08:00
ea770ad2ec
The sh73a0 has an internal power gate on the VCCQ power supply for the SDHI0 device that is controlled (for some strange reason) by a bit in a PFC register. This feature should be exposed as a regulator. As the same register is also used for pin control purposes there is no way to achieve atomic read/write sequences with a separate regulator driver. We thus need to implement the regulator here. Signed-off-by: Laurent Pinchart <laurent.pinchart+renesas@ideasonboard.com> Acked-by: Mark Brown <broonie@opensource.wolfsonmicro.com> Acked-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
132 lines
2.4 KiB
Plaintext
132 lines
2.4 KiB
Plaintext
#
|
|
# Renesas SH and SH Mobile PINCTRL drivers
|
|
#
|
|
|
|
if ARCH_SHMOBILE || SUPERH
|
|
|
|
config PINCTRL_SH_PFC
|
|
select GPIO_SH_PFC if ARCH_REQUIRE_GPIOLIB
|
|
select PINMUX
|
|
select PINCONF
|
|
select GENERIC_PINCONF
|
|
def_bool y
|
|
help
|
|
This enables pin control drivers for SH and SH Mobile platforms
|
|
|
|
config GPIO_SH_PFC
|
|
bool "SuperH PFC GPIO support"
|
|
depends on PINCTRL_SH_PFC && GPIOLIB
|
|
help
|
|
This enables support for GPIOs within the SoC's pin function
|
|
controller.
|
|
|
|
config PINCTRL_PFC_R8A73A4
|
|
def_bool y
|
|
depends on ARCH_R8A73A4
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_R8A7740
|
|
def_bool y
|
|
depends on ARCH_R8A7740
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_R8A7778
|
|
def_bool y
|
|
depends on ARCH_R8A7778
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_R8A7779
|
|
def_bool y
|
|
depends on ARCH_R8A7779
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_R8A7790
|
|
def_bool y
|
|
depends on ARCH_R8A7790
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7203
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7203
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7264
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7264
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7269
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7269
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7372
|
|
def_bool y
|
|
depends on ARCH_SH7372
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH73A0
|
|
def_bool y
|
|
depends on ARCH_SH73A0
|
|
select PINCTRL_SH_PFC
|
|
select REGULATOR
|
|
|
|
config PINCTRL_PFC_SH7720
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7720
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7722
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7722
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7723
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7723
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7724
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7724
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7734
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7734
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7757
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7757
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7785
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7785
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SH7786
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SH7786
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
config PINCTRL_PFC_SHX3
|
|
def_bool y
|
|
depends on CPU_SUBTYPE_SHX3
|
|
depends on GPIOLIB
|
|
select PINCTRL_SH_PFC
|
|
|
|
endif
|