mirror of
https://github.com/edk2-porting/linux-next.git
synced 2025-01-20 03:24:03 +08:00
7b7dfdd2b9
Adds SMP support for Berlin SoCs. Secondary CPUs are reset, then execute the instruction we put in the reset exception register, setting the pc at the address contained in the software reset address register, which is the physical address of the Berlin secondary startup. This implementation avoid using the pen lock mechanism. Signed-off-by: Antoine Ténart <antoine.tenart@free-electrons.com> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com>
39 lines
767 B
Plaintext
39 lines
767 B
Plaintext
config ARCH_BERLIN
|
|
bool "Marvell Berlin SoCs" if ARCH_MULTI_V7
|
|
select ARCH_REQUIRE_GPIOLIB
|
|
select ARM_GIC
|
|
select GENERIC_IRQ_CHIP
|
|
select DW_APB_ICTL
|
|
select DW_APB_TIMER_OF
|
|
select PINCTRL
|
|
|
|
if ARCH_BERLIN
|
|
|
|
menu "Marvell Berlin SoC variants"
|
|
|
|
config MACH_BERLIN_BG2
|
|
bool "Marvell Armada 1500 (BG2)"
|
|
select CACHE_L2X0
|
|
select CPU_PJ4B
|
|
select HAVE_ARM_SCU if SMP
|
|
select HAVE_ARM_TWD if SMP
|
|
select HAVE_SMP
|
|
select PINCTRL_BERLIN_BG2
|
|
|
|
config MACH_BERLIN_BG2CD
|
|
bool "Marvell Armada 1500-mini (BG2CD)"
|
|
select CACHE_L2X0
|
|
select HAVE_ARM_TWD if SMP
|
|
select PINCTRL_BERLIN_BG2CD
|
|
|
|
config MACH_BERLIN_BG2Q
|
|
bool "Marvell Armada 1500 Pro (BG2-Q)"
|
|
select CACHE_L2X0
|
|
select HAVE_ARM_SCU if SMP
|
|
select HAVE_ARM_TWD if SMP
|
|
select PINCTRL_BERLIN_BG2Q
|
|
|
|
endmenu
|
|
|
|
endif
|