mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-23 12:43:55 +08:00
8945e37e10
Most of the supported chips use legacy (non-DT) bootloaders, so they will need to select an appropriate builtin DTB at compile time until the bootloader is updated. Provide suitable DTS files, and a means to compile one of them into the kernel image. Signed-off-by: Kevin Cernekee <cernekee@gmail.com> Signed-off-by: Jaedon Shin <jaedon.shin@gmail.com> Cc: f.fainelli@gmail.com Cc: abrestic@chromium.org Cc: tglx@linutronix.de Cc: jason@lakedaemon.net Cc: jogo@openwrt.org Cc: arnd@arndb.de Cc: computersforpeace@gmail.com Cc: linux-mips@linux-mips.org Cc: devicetree@vger.kernel.org Cc: linux-kernel@vger.kernel.org Patchwork: https://patchwork.linux-mips.org/patch/8858/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
109 lines
2.1 KiB
Plaintext
109 lines
2.1 KiB
Plaintext
/ {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "brcm,bcm3384-viper", "brcm,bcm33843-viper";
|
|
|
|
memory@0 {
|
|
device_type = "memory";
|
|
|
|
/* Typical ranges. The bootloader should fill these in. */
|
|
reg = <0x06000000 0x02000000>,
|
|
<0x0e000000 0x02000000>;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
/* 1/2 of the CPU core clock (standard MIPS behavior) */
|
|
mips-hpt-frequency = <300000000>;
|
|
|
|
cpu@0 {
|
|
compatible = "brcm,bmips4350";
|
|
device_type = "cpu";
|
|
reg = <0>;
|
|
};
|
|
};
|
|
|
|
cpu_intc: cpu_intc {
|
|
#address-cells = <0>;
|
|
compatible = "mti,cpu-interrupt-controller";
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
};
|
|
|
|
clocks {
|
|
periph_clk: periph_clk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <54000000>;
|
|
};
|
|
};
|
|
|
|
aliases {
|
|
uart0 = &uart0;
|
|
};
|
|
|
|
ubus {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
|
|
compatible = "brcm,ubus", "simple-bus";
|
|
ranges;
|
|
/* No dma-ranges on Viper. */
|
|
|
|
periph_intc: periph_intc@14e00048 {
|
|
compatible = "brcm,bcm3380-l2-intc";
|
|
reg = <0x14e00048 0x4 0x14e0004c 0x4>,
|
|
<0x14e00350 0x4 0x14e00354 0x4>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-parent = <&cpu_intc>;
|
|
interrupts = <4>;
|
|
};
|
|
|
|
cmips_intc: cmips_intc@151f8048 {
|
|
compatible = "brcm,bcm3380-l2-intc";
|
|
reg = <0x151f8048 0x4 0x151f804c 0x4>;
|
|
|
|
interrupt-controller;
|
|
#interrupt-cells = <1>;
|
|
|
|
interrupt-parent = <&periph_intc>;
|
|
interrupts = <30>;
|
|
brcm,int-map-mask = <0xffffffff>;
|
|
};
|
|
|
|
uart0: serial@14e00520 {
|
|
compatible = "brcm,bcm6345-uart";
|
|
reg = <0x14e00520 0x18>;
|
|
interrupt-parent = <&periph_intc>;
|
|
interrupts = <2>;
|
|
clocks = <&periph_clk>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ehci0: usb@15400300 {
|
|
compatible = "brcm,bcm3384-ehci", "generic-ehci";
|
|
reg = <0x15400300 0x100>;
|
|
big-endian;
|
|
interrupt-parent = <&periph_intc>;
|
|
interrupts = <41>;
|
|
status = "disabled";
|
|
};
|
|
|
|
ohci0: usb@15400400 {
|
|
compatible = "brcm,bcm3384-ohci", "generic-ohci";
|
|
reg = <0x15400400 0x100>;
|
|
big-endian;
|
|
no-big-frame-no;
|
|
interrupt-parent = <&periph_intc>;
|
|
interrupts = <40>;
|
|
status = "disabled";
|
|
};
|
|
};
|
|
};
|