mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 05:34:00 +08:00
d30982b93a
The main pll controller used to drive theC66x CorePacs, the switch fabric, and a majority of the peripheral clocks (all but the ARM CorePacs, DDR3 and the NETCP modules) requires a PLL Controller to manage the various clock divisions, gating, and synchronization. Reviewed-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Mike Turquette <mturquette@linaro.org> Signed-off-by: Ivan Khoronzhuk <ivan.khoronzhuk@ti.com> [santosh.shilimkar@ti.com: Fixed the subject line] Signed-off-by: Santosh Shilimkar <santosh.shilimkar@ti.com>
21 lines
607 B
Plaintext
21 lines
607 B
Plaintext
* Device tree bindings for Texas Instruments keystone pll controller
|
|
|
|
The main pll controller used to drive theC66x CorePacs, the switch fabric,
|
|
and a majority of the peripheral clocks (all but the ARM CorePacs, DDR3 and
|
|
the NETCP modules) requires a PLL Controller to manage the various clock
|
|
divisions, gating, and synchronization.
|
|
|
|
Required properties:
|
|
|
|
- compatible: "ti,keystone-pllctrl", "syscon"
|
|
|
|
- reg: contains offset/length value for pll controller
|
|
registers space.
|
|
|
|
Example:
|
|
|
|
pllctrl: pll-controller@0x02310000 {
|
|
compatible = "ti,keystone-pllctrl", "syscon";
|
|
reg = <0x02310000 0x200>;
|
|
};
|