mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-21 19:53:59 +08:00
0df0914d41
* 'omap-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/tmlind/linux-omap-2.6: (258 commits) omap: zoom: host should not pull up wl1271's irq line arm: plat-omap: iommu: fix request_mem_region() error path OMAP2+: Common CPU DIE ID reading code reads wrong registers for OMAP4430 omap4: mux: Remove duplicate mux modes omap: iovmm: don't check 'da' to set IOVMF_DA_FIXED flag omap: iovmm: disallow mapping NULL address when IOVMF_DA_ANON is set omap2+: mux: Fix compile when CONFIG_OMAP_MUX is not selected omap4: board-omap4panda: Initialise the serial pads omap3: board-3430sdp: Initialise the serial pads omap4: board-4430sdp: Initialise the serial pads omap2+: mux: Add macro for configuring static with omap_hwmod_mux_init omap2+: mux: Remove the use of IDLE flag omap2+: Add separate list for dynamic pads to mux perf: add OMAP support for the new power events OMAP4: Add IVA OPP enteries. OMAP4: Update Voltage Rail Values for MPU, IVA and CORE OMAP4: Enable 800 MHz and 1 GHz MPU-OPP OMAP3+: OPP: Replace voltage values with Macros OMAP3: wdtimer: Fix CORE idle transition Watchdog: omap_wdt: add fine grain runtime-pm ... Fix up various conflicts in - arch/arm/mach-omap2/board-omap3evm.c - arch/arm/mach-omap2/clock3xxx_data.c - arch/arm/mach-omap2/usb-musb.c - arch/arm/plat-omap/include/plat/usb.h - drivers/usb/musb/musb_core.h
143 lines
3.9 KiB
C
143 lines
3.9 KiB
C
/*
|
|
* OMAP2/3 Power Management Routines
|
|
*
|
|
* Copyright (C) 2008 Nokia Corporation
|
|
* Jouni Hogander
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License version 2 as
|
|
* published by the Free Software Foundation.
|
|
*/
|
|
#ifndef __ARCH_ARM_MACH_OMAP2_PM_H
|
|
#define __ARCH_ARM_MACH_OMAP2_PM_H
|
|
|
|
#include <linux/err.h>
|
|
|
|
#include "powerdomain.h"
|
|
|
|
extern void *omap3_secure_ram_storage;
|
|
extern void omap3_pm_off_mode_enable(int);
|
|
extern void omap_sram_idle(void);
|
|
extern int omap3_can_sleep(void);
|
|
extern int omap_set_pwrdm_state(struct powerdomain *pwrdm, u32 state);
|
|
extern int omap3_idle_init(void);
|
|
|
|
#if defined(CONFIG_PM_OPP)
|
|
extern int omap3_opp_init(void);
|
|
extern int omap4_opp_init(void);
|
|
#else
|
|
static inline int omap3_opp_init(void)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
static inline int omap4_opp_init(void)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
#endif
|
|
|
|
struct cpuidle_params {
|
|
u8 valid;
|
|
u32 sleep_latency;
|
|
u32 wake_latency;
|
|
u32 threshold;
|
|
};
|
|
|
|
#if defined(CONFIG_PM) && defined(CONFIG_CPU_IDLE)
|
|
extern void omap3_pm_init_cpuidle(struct cpuidle_params *cpuidle_board_params);
|
|
#else
|
|
static
|
|
inline void omap3_pm_init_cpuidle(struct cpuidle_params *cpuidle_board_params)
|
|
{
|
|
}
|
|
#endif
|
|
|
|
extern int omap3_pm_get_suspend_state(struct powerdomain *pwrdm);
|
|
extern int omap3_pm_set_suspend_state(struct powerdomain *pwrdm, int state);
|
|
|
|
extern u32 wakeup_timer_seconds;
|
|
extern u32 wakeup_timer_milliseconds;
|
|
extern struct omap_dm_timer *gptimer_wakeup;
|
|
|
|
#ifdef CONFIG_PM_DEBUG
|
|
extern void omap2_pm_dump(int mode, int resume, unsigned int us);
|
|
extern void omap2_pm_wakeup_on_timer(u32 seconds, u32 milliseconds);
|
|
extern int omap2_pm_debug;
|
|
extern u32 enable_off_mode;
|
|
extern u32 sleep_while_idle;
|
|
#else
|
|
#define omap2_pm_dump(mode, resume, us) do {} while (0);
|
|
#define omap2_pm_wakeup_on_timer(seconds, milliseconds) do {} while (0);
|
|
#define omap2_pm_debug 0
|
|
#define enable_off_mode 0
|
|
#define sleep_while_idle 0
|
|
#endif
|
|
|
|
#if defined(CONFIG_CPU_IDLE)
|
|
extern void omap3_cpuidle_update_states(u32, u32);
|
|
#endif
|
|
|
|
#if defined(CONFIG_PM_DEBUG) && defined(CONFIG_DEBUG_FS)
|
|
extern void pm_dbg_update_time(struct powerdomain *pwrdm, int prev);
|
|
extern int pm_dbg_regset_save(int reg_set);
|
|
extern int pm_dbg_regset_init(int reg_set);
|
|
#else
|
|
#define pm_dbg_update_time(pwrdm, prev) do {} while (0);
|
|
#define pm_dbg_regset_save(reg_set) do {} while (0);
|
|
#define pm_dbg_regset_init(reg_set) do {} while (0);
|
|
#endif /* CONFIG_PM_DEBUG */
|
|
|
|
extern void omap24xx_idle_loop_suspend(void);
|
|
|
|
extern void omap24xx_cpu_suspend(u32 dll_ctrl, void __iomem *sdrc_dlla_ctrl,
|
|
void __iomem *sdrc_power);
|
|
extern void omap34xx_cpu_suspend(u32 *addr, int save_state);
|
|
extern int save_secure_ram_context(u32 *addr);
|
|
extern void omap3_save_scratchpad_contents(void);
|
|
|
|
extern unsigned int omap24xx_idle_loop_suspend_sz;
|
|
extern unsigned int save_secure_ram_context_sz;
|
|
extern unsigned int omap24xx_cpu_suspend_sz;
|
|
extern unsigned int omap34xx_cpu_suspend_sz;
|
|
|
|
#define PM_RTA_ERRATUM_i608 (1 << 0)
|
|
#define PM_SDRC_WAKEUP_ERRATUM_i583 (1 << 1)
|
|
|
|
#if defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3)
|
|
extern u16 pm34xx_errata;
|
|
#define IS_PM34XX_ERRATUM(id) (pm34xx_errata & (id))
|
|
extern void enable_omap3630_toggle_l2_on_restore(void);
|
|
#else
|
|
#define IS_PM34XX_ERRATUM(id) 0
|
|
static inline void enable_omap3630_toggle_l2_on_restore(void) { }
|
|
#endif /* defined(CONFIG_PM) && defined(CONFIG_ARCH_OMAP3) */
|
|
|
|
#ifdef CONFIG_OMAP_SMARTREFLEX
|
|
extern int omap_devinit_smartreflex(void);
|
|
extern void omap_enable_smartreflex_on_init(void);
|
|
#else
|
|
static inline int omap_devinit_smartreflex(void)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
|
|
static inline void omap_enable_smartreflex_on_init(void) {}
|
|
#endif
|
|
|
|
#ifdef CONFIG_TWL4030_CORE
|
|
extern int omap3_twl_init(void);
|
|
extern int omap4_twl_init(void);
|
|
extern int omap3_twl_set_sr_bit(bool enable);
|
|
#else
|
|
static inline int omap3_twl_init(void)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
static inline int omap4_twl_init(void)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
#endif
|
|
|
|
#endif
|