mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-27 06:34:11 +08:00
91d8037f56
This patch provides access methods for PCI registers that mis-behave on the CE4100. Each register can be assigned a private init, read and write routine. The exception to this is the bridge device. The bridge device is the only device on bus zero (0) that requires any fixup so it is a special case. [ tglx: minor coding style cleanups, __init annotation and simplification of ce4100_conf_read/write ] Signed-off-by: Dirk Brandewie <dirk.j.brandewie@intel.com> LKML-Reference: <40b6751381c2275dc359db5a17989cce22ad8db7.1289331834.git.dirk.brandewie@gmail.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
28 lines
650 B
Makefile
28 lines
650 B
Makefile
obj-y := i386.o init.o
|
|
|
|
obj-$(CONFIG_PCI_BIOS) += pcbios.o
|
|
obj-$(CONFIG_PCI_MMCONFIG) += mmconfig_$(BITS).o direct.o mmconfig-shared.o
|
|
obj-$(CONFIG_PCI_DIRECT) += direct.o
|
|
obj-$(CONFIG_PCI_OLPC) += olpc.o
|
|
obj-$(CONFIG_PCI_XEN) += xen.o
|
|
|
|
obj-y += fixup.o
|
|
obj-$(CONFIG_X86_INTEL_CE) += ce4100.o
|
|
obj-$(CONFIG_ACPI) += acpi.o
|
|
obj-y += legacy.o irq.o
|
|
|
|
obj-$(CONFIG_X86_VISWS) += visws.o
|
|
|
|
obj-$(CONFIG_X86_NUMAQ) += numaq_32.o
|
|
|
|
obj-$(CONFIG_X86_MRST) += mrst.o
|
|
|
|
obj-y += common.o early.o
|
|
obj-y += amd_bus.o bus_numa.o
|
|
|
|
obj-$(CONFIG_PCI_CNB20LE_QUIRK) += broadcom_bus.o
|
|
|
|
ifeq ($(CONFIG_PCI_DEBUG),y)
|
|
EXTRA_CFLAGS += -DDEBUG
|
|
endif
|