mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-24 05:04:00 +08:00
f027512db7
This patch helps get rid of the following sparse warnings of the type: CHECK arch/arm/mach-davinci/da830.c arch/arm/mach-davinci/da830.c:1026:3: warning: Initializer entry defined twice arch/arm/mach-davinci/da830.c:1027:3: also defined here coming from the irq priorities array init. Apart from one instance of genuinie repetition, most are are instances of multiple #defines of the same interrupt number. I have not removed the multiple definitions from the irq.h file in the hope that someone might decide to use them as shared interrupts at some point of time. The priority initialization however needs to be done only once and hence has been corrected. Signed-off-by: Sekhar Nori <nsekhar@ti.com> Signed-off-by: Kevin Hilman <khilman@deeprootsystems.com>
1106 lines
29 KiB
C
1106 lines
29 KiB
C
/*
|
|
* TI DA850/OMAP-L138 chip specific setup
|
|
*
|
|
* Copyright (C) 2009 Texas Instruments Incorporated - http://www.ti.com/
|
|
*
|
|
* Derived from: arch/arm/mach-davinci/da830.c
|
|
* Original Copyrights follow:
|
|
*
|
|
* 2009 (c) MontaVista Software, Inc. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
#include <linux/init.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/cpufreq.h>
|
|
#include <linux/regulator/consumer.h>
|
|
|
|
#include <asm/mach/map.h>
|
|
|
|
#include <mach/psc.h>
|
|
#include <mach/irqs.h>
|
|
#include <mach/cputype.h>
|
|
#include <mach/common.h>
|
|
#include <mach/time.h>
|
|
#include <mach/da8xx.h>
|
|
#include <mach/cpufreq.h>
|
|
#include <mach/pm.h>
|
|
#include <mach/gpio.h>
|
|
|
|
#include "clock.h"
|
|
#include "mux.h"
|
|
|
|
/* SoC specific clock flags */
|
|
#define DA850_CLK_ASYNC3 BIT(16)
|
|
|
|
#define DA850_PLL1_BASE 0x01e1a000
|
|
#define DA850_TIMER64P2_BASE 0x01f0c000
|
|
#define DA850_TIMER64P3_BASE 0x01f0d000
|
|
|
|
#define DA850_REF_FREQ 24000000
|
|
|
|
#define CFGCHIP3_ASYNC3_CLKSRC BIT(4)
|
|
#define CFGCHIP3_PLL1_MASTER_LOCK BIT(5)
|
|
#define CFGCHIP0_PLL_MASTER_LOCK BIT(4)
|
|
|
|
static int da850_set_armrate(struct clk *clk, unsigned long rate);
|
|
static int da850_round_armrate(struct clk *clk, unsigned long rate);
|
|
static int da850_set_pll0rate(struct clk *clk, unsigned long armrate);
|
|
|
|
static struct pll_data pll0_data = {
|
|
.num = 1,
|
|
.phys_base = DA8XX_PLL0_BASE,
|
|
.flags = PLL_HAS_PREDIV | PLL_HAS_POSTDIV,
|
|
};
|
|
|
|
static struct clk ref_clk = {
|
|
.name = "ref_clk",
|
|
.rate = DA850_REF_FREQ,
|
|
};
|
|
|
|
static struct clk pll0_clk = {
|
|
.name = "pll0",
|
|
.parent = &ref_clk,
|
|
.pll_data = &pll0_data,
|
|
.flags = CLK_PLL,
|
|
.set_rate = da850_set_pll0rate,
|
|
};
|
|
|
|
static struct clk pll0_aux_clk = {
|
|
.name = "pll0_aux_clk",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL | PRE_PLL,
|
|
};
|
|
|
|
static struct clk pll0_sysclk2 = {
|
|
.name = "pll0_sysclk2",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV2,
|
|
};
|
|
|
|
static struct clk pll0_sysclk3 = {
|
|
.name = "pll0_sysclk3",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV3,
|
|
};
|
|
|
|
static struct clk pll0_sysclk4 = {
|
|
.name = "pll0_sysclk4",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV4,
|
|
};
|
|
|
|
static struct clk pll0_sysclk5 = {
|
|
.name = "pll0_sysclk5",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV5,
|
|
};
|
|
|
|
static struct clk pll0_sysclk6 = {
|
|
.name = "pll0_sysclk6",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV6,
|
|
};
|
|
|
|
static struct clk pll0_sysclk7 = {
|
|
.name = "pll0_sysclk7",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV7,
|
|
};
|
|
|
|
static struct pll_data pll1_data = {
|
|
.num = 2,
|
|
.phys_base = DA850_PLL1_BASE,
|
|
.flags = PLL_HAS_POSTDIV,
|
|
};
|
|
|
|
static struct clk pll1_clk = {
|
|
.name = "pll1",
|
|
.parent = &ref_clk,
|
|
.pll_data = &pll1_data,
|
|
.flags = CLK_PLL,
|
|
};
|
|
|
|
static struct clk pll1_aux_clk = {
|
|
.name = "pll1_aux_clk",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL | PRE_PLL,
|
|
};
|
|
|
|
static struct clk pll1_sysclk2 = {
|
|
.name = "pll1_sysclk2",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV2,
|
|
};
|
|
|
|
static struct clk pll1_sysclk3 = {
|
|
.name = "pll1_sysclk3",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV3,
|
|
};
|
|
|
|
static struct clk pll1_sysclk4 = {
|
|
.name = "pll1_sysclk4",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV4,
|
|
};
|
|
|
|
static struct clk pll1_sysclk5 = {
|
|
.name = "pll1_sysclk5",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV5,
|
|
};
|
|
|
|
static struct clk pll1_sysclk6 = {
|
|
.name = "pll0_sysclk6",
|
|
.parent = &pll0_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV6,
|
|
};
|
|
|
|
static struct clk pll1_sysclk7 = {
|
|
.name = "pll1_sysclk7",
|
|
.parent = &pll1_clk,
|
|
.flags = CLK_PLL,
|
|
.div_reg = PLLDIV7,
|
|
};
|
|
|
|
static struct clk i2c0_clk = {
|
|
.name = "i2c0",
|
|
.parent = &pll0_aux_clk,
|
|
};
|
|
|
|
static struct clk timerp64_0_clk = {
|
|
.name = "timer0",
|
|
.parent = &pll0_aux_clk,
|
|
};
|
|
|
|
static struct clk timerp64_1_clk = {
|
|
.name = "timer1",
|
|
.parent = &pll0_aux_clk,
|
|
};
|
|
|
|
static struct clk arm_rom_clk = {
|
|
.name = "arm_rom",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC0_ARM_RAM_ROM,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk tpcc0_clk = {
|
|
.name = "tpcc0",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC0_TPCC,
|
|
.flags = ALWAYS_ENABLED | CLK_PSC,
|
|
};
|
|
|
|
static struct clk tptc0_clk = {
|
|
.name = "tptc0",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC0_TPTC0,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk tptc1_clk = {
|
|
.name = "tptc1",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC0_TPTC1,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk tpcc1_clk = {
|
|
.name = "tpcc1",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA850_LPSC1_TPCC1,
|
|
.gpsc = 1,
|
|
.flags = CLK_PSC | ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk tptc2_clk = {
|
|
.name = "tptc2",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA850_LPSC1_TPTC2,
|
|
.gpsc = 1,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk uart0_clk = {
|
|
.name = "uart0",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC0_UART0,
|
|
};
|
|
|
|
static struct clk uart1_clk = {
|
|
.name = "uart1",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC1_UART1,
|
|
.gpsc = 1,
|
|
.flags = DA850_CLK_ASYNC3,
|
|
};
|
|
|
|
static struct clk uart2_clk = {
|
|
.name = "uart2",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC1_UART2,
|
|
.gpsc = 1,
|
|
.flags = DA850_CLK_ASYNC3,
|
|
};
|
|
|
|
static struct clk aintc_clk = {
|
|
.name = "aintc",
|
|
.parent = &pll0_sysclk4,
|
|
.lpsc = DA8XX_LPSC0_AINTC,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk gpio_clk = {
|
|
.name = "gpio",
|
|
.parent = &pll0_sysclk4,
|
|
.lpsc = DA8XX_LPSC1_GPIO,
|
|
.gpsc = 1,
|
|
};
|
|
|
|
static struct clk i2c1_clk = {
|
|
.name = "i2c1",
|
|
.parent = &pll0_sysclk4,
|
|
.lpsc = DA8XX_LPSC1_I2C,
|
|
.gpsc = 1,
|
|
};
|
|
|
|
static struct clk emif3_clk = {
|
|
.name = "emif3",
|
|
.parent = &pll0_sysclk5,
|
|
.lpsc = DA8XX_LPSC1_EMIF3C,
|
|
.gpsc = 1,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk arm_clk = {
|
|
.name = "arm",
|
|
.parent = &pll0_sysclk6,
|
|
.lpsc = DA8XX_LPSC0_ARM,
|
|
.flags = ALWAYS_ENABLED,
|
|
.set_rate = da850_set_armrate,
|
|
.round_rate = da850_round_armrate,
|
|
};
|
|
|
|
static struct clk rmii_clk = {
|
|
.name = "rmii",
|
|
.parent = &pll0_sysclk7,
|
|
};
|
|
|
|
static struct clk emac_clk = {
|
|
.name = "emac",
|
|
.parent = &pll0_sysclk4,
|
|
.lpsc = DA8XX_LPSC1_CPGMAC,
|
|
.gpsc = 1,
|
|
};
|
|
|
|
static struct clk mcasp_clk = {
|
|
.name = "mcasp",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC1_McASP0,
|
|
.gpsc = 1,
|
|
.flags = DA850_CLK_ASYNC3,
|
|
};
|
|
|
|
static struct clk lcdc_clk = {
|
|
.name = "lcdc",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC1_LCDC,
|
|
.gpsc = 1,
|
|
};
|
|
|
|
static struct clk mmcsd_clk = {
|
|
.name = "mmcsd",
|
|
.parent = &pll0_sysclk2,
|
|
.lpsc = DA8XX_LPSC0_MMC_SD,
|
|
};
|
|
|
|
static struct clk aemif_clk = {
|
|
.name = "aemif",
|
|
.parent = &pll0_sysclk3,
|
|
.lpsc = DA8XX_LPSC0_EMIF25,
|
|
.flags = ALWAYS_ENABLED,
|
|
};
|
|
|
|
static struct clk_lookup da850_clks[] = {
|
|
CLK(NULL, "ref", &ref_clk),
|
|
CLK(NULL, "pll0", &pll0_clk),
|
|
CLK(NULL, "pll0_aux", &pll0_aux_clk),
|
|
CLK(NULL, "pll0_sysclk2", &pll0_sysclk2),
|
|
CLK(NULL, "pll0_sysclk3", &pll0_sysclk3),
|
|
CLK(NULL, "pll0_sysclk4", &pll0_sysclk4),
|
|
CLK(NULL, "pll0_sysclk5", &pll0_sysclk5),
|
|
CLK(NULL, "pll0_sysclk6", &pll0_sysclk6),
|
|
CLK(NULL, "pll0_sysclk7", &pll0_sysclk7),
|
|
CLK(NULL, "pll1", &pll1_clk),
|
|
CLK(NULL, "pll1_aux", &pll1_aux_clk),
|
|
CLK(NULL, "pll1_sysclk2", &pll1_sysclk2),
|
|
CLK(NULL, "pll1_sysclk3", &pll1_sysclk3),
|
|
CLK(NULL, "pll1_sysclk4", &pll1_sysclk4),
|
|
CLK(NULL, "pll1_sysclk5", &pll1_sysclk5),
|
|
CLK(NULL, "pll1_sysclk6", &pll1_sysclk6),
|
|
CLK(NULL, "pll1_sysclk7", &pll1_sysclk7),
|
|
CLK("i2c_davinci.1", NULL, &i2c0_clk),
|
|
CLK(NULL, "timer0", &timerp64_0_clk),
|
|
CLK("watchdog", NULL, &timerp64_1_clk),
|
|
CLK(NULL, "arm_rom", &arm_rom_clk),
|
|
CLK(NULL, "tpcc0", &tpcc0_clk),
|
|
CLK(NULL, "tptc0", &tptc0_clk),
|
|
CLK(NULL, "tptc1", &tptc1_clk),
|
|
CLK(NULL, "tpcc1", &tpcc1_clk),
|
|
CLK(NULL, "tptc2", &tptc2_clk),
|
|
CLK(NULL, "uart0", &uart0_clk),
|
|
CLK(NULL, "uart1", &uart1_clk),
|
|
CLK(NULL, "uart2", &uart2_clk),
|
|
CLK(NULL, "aintc", &aintc_clk),
|
|
CLK(NULL, "gpio", &gpio_clk),
|
|
CLK("i2c_davinci.2", NULL, &i2c1_clk),
|
|
CLK(NULL, "emif3", &emif3_clk),
|
|
CLK(NULL, "arm", &arm_clk),
|
|
CLK(NULL, "rmii", &rmii_clk),
|
|
CLK("davinci_emac.1", NULL, &emac_clk),
|
|
CLK("davinci-mcasp.0", NULL, &mcasp_clk),
|
|
CLK("da8xx_lcdc.0", NULL, &lcdc_clk),
|
|
CLK("davinci_mmc.0", NULL, &mmcsd_clk),
|
|
CLK(NULL, "aemif", &aemif_clk),
|
|
CLK(NULL, NULL, NULL),
|
|
};
|
|
|
|
/*
|
|
* Device specific mux setup
|
|
*
|
|
* soc description mux mode mode mux dbg
|
|
* reg offset mask mode
|
|
*/
|
|
static const struct mux_config da850_pins[] = {
|
|
#ifdef CONFIG_DAVINCI_MUX
|
|
/* UART0 function */
|
|
MUX_CFG(DA850, NUART0_CTS, 3, 24, 15, 2, false)
|
|
MUX_CFG(DA850, NUART0_RTS, 3, 28, 15, 2, false)
|
|
MUX_CFG(DA850, UART0_RXD, 3, 16, 15, 2, false)
|
|
MUX_CFG(DA850, UART0_TXD, 3, 20, 15, 2, false)
|
|
/* UART1 function */
|
|
MUX_CFG(DA850, UART1_RXD, 4, 24, 15, 2, false)
|
|
MUX_CFG(DA850, UART1_TXD, 4, 28, 15, 2, false)
|
|
/* UART2 function */
|
|
MUX_CFG(DA850, UART2_RXD, 4, 16, 15, 2, false)
|
|
MUX_CFG(DA850, UART2_TXD, 4, 20, 15, 2, false)
|
|
/* I2C1 function */
|
|
MUX_CFG(DA850, I2C1_SCL, 4, 16, 15, 4, false)
|
|
MUX_CFG(DA850, I2C1_SDA, 4, 20, 15, 4, false)
|
|
/* I2C0 function */
|
|
MUX_CFG(DA850, I2C0_SDA, 4, 12, 15, 2, false)
|
|
MUX_CFG(DA850, I2C0_SCL, 4, 8, 15, 2, false)
|
|
/* EMAC function */
|
|
MUX_CFG(DA850, MII_TXEN, 2, 4, 15, 8, false)
|
|
MUX_CFG(DA850, MII_TXCLK, 2, 8, 15, 8, false)
|
|
MUX_CFG(DA850, MII_COL, 2, 12, 15, 8, false)
|
|
MUX_CFG(DA850, MII_TXD_3, 2, 16, 15, 8, false)
|
|
MUX_CFG(DA850, MII_TXD_2, 2, 20, 15, 8, false)
|
|
MUX_CFG(DA850, MII_TXD_1, 2, 24, 15, 8, false)
|
|
MUX_CFG(DA850, MII_TXD_0, 2, 28, 15, 8, false)
|
|
MUX_CFG(DA850, MII_RXCLK, 3, 0, 15, 8, false)
|
|
MUX_CFG(DA850, MII_RXDV, 3, 4, 15, 8, false)
|
|
MUX_CFG(DA850, MII_RXER, 3, 8, 15, 8, false)
|
|
MUX_CFG(DA850, MII_CRS, 3, 12, 15, 8, false)
|
|
MUX_CFG(DA850, MII_RXD_3, 3, 16, 15, 8, false)
|
|
MUX_CFG(DA850, MII_RXD_2, 3, 20, 15, 8, false)
|
|
MUX_CFG(DA850, MII_RXD_1, 3, 24, 15, 8, false)
|
|
MUX_CFG(DA850, MII_RXD_0, 3, 28, 15, 8, false)
|
|
MUX_CFG(DA850, MDIO_CLK, 4, 0, 15, 8, false)
|
|
MUX_CFG(DA850, MDIO_D, 4, 4, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_TXD_0, 14, 12, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_TXD_1, 14, 8, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_TXEN, 14, 16, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_CRS_DV, 15, 4, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_RXD_0, 14, 24, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_RXD_1, 14, 20, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_RXER, 14, 28, 15, 8, false)
|
|
MUX_CFG(DA850, RMII_MHZ_50_CLK, 15, 0, 15, 0, false)
|
|
/* McASP function */
|
|
MUX_CFG(DA850, ACLKR, 0, 0, 15, 1, false)
|
|
MUX_CFG(DA850, ACLKX, 0, 4, 15, 1, false)
|
|
MUX_CFG(DA850, AFSR, 0, 8, 15, 1, false)
|
|
MUX_CFG(DA850, AFSX, 0, 12, 15, 1, false)
|
|
MUX_CFG(DA850, AHCLKR, 0, 16, 15, 1, false)
|
|
MUX_CFG(DA850, AHCLKX, 0, 20, 15, 1, false)
|
|
MUX_CFG(DA850, AMUTE, 0, 24, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_15, 1, 0, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_14, 1, 4, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_13, 1, 8, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_12, 1, 12, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_11, 1, 16, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_10, 1, 20, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_9, 1, 24, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_8, 1, 28, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_7, 2, 0, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_6, 2, 4, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_5, 2, 8, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_4, 2, 12, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_3, 2, 16, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_2, 2, 20, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_1, 2, 24, 15, 1, false)
|
|
MUX_CFG(DA850, AXR_0, 2, 28, 15, 1, false)
|
|
/* LCD function */
|
|
MUX_CFG(DA850, LCD_D_7, 16, 8, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_6, 16, 12, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_5, 16, 16, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_4, 16, 20, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_3, 16, 24, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_2, 16, 28, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_1, 17, 0, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_0, 17, 4, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_15, 17, 8, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_14, 17, 12, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_13, 17, 16, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_12, 17, 20, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_11, 17, 24, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_10, 17, 28, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_9, 18, 0, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_D_8, 18, 4, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_PCLK, 18, 24, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_HSYNC, 19, 0, 15, 2, false)
|
|
MUX_CFG(DA850, LCD_VSYNC, 19, 4, 15, 2, false)
|
|
MUX_CFG(DA850, NLCD_AC_ENB_CS, 19, 24, 15, 2, false)
|
|
/* MMC/SD0 function */
|
|
MUX_CFG(DA850, MMCSD0_DAT_0, 10, 8, 15, 2, false)
|
|
MUX_CFG(DA850, MMCSD0_DAT_1, 10, 12, 15, 2, false)
|
|
MUX_CFG(DA850, MMCSD0_DAT_2, 10, 16, 15, 2, false)
|
|
MUX_CFG(DA850, MMCSD0_DAT_3, 10, 20, 15, 2, false)
|
|
MUX_CFG(DA850, MMCSD0_CLK, 10, 0, 15, 2, false)
|
|
MUX_CFG(DA850, MMCSD0_CMD, 10, 4, 15, 2, false)
|
|
/* EMIF2.5/EMIFA function */
|
|
MUX_CFG(DA850, EMA_D_7, 9, 0, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_6, 9, 4, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_5, 9, 8, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_4, 9, 12, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_3, 9, 16, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_2, 9, 20, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_1, 9, 24, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_0, 9, 28, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_1, 12, 24, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_2, 12, 20, 15, 1, false)
|
|
MUX_CFG(DA850, NEMA_CS_3, 7, 4, 15, 1, false)
|
|
MUX_CFG(DA850, NEMA_CS_4, 7, 8, 15, 1, false)
|
|
MUX_CFG(DA850, NEMA_WE, 7, 16, 15, 1, false)
|
|
MUX_CFG(DA850, NEMA_OE, 7, 20, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_0, 12, 28, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_3, 12, 16, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_4, 12, 12, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_5, 12, 8, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_6, 12, 4, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_7, 12, 0, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_8, 11, 28, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_9, 11, 24, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_10, 11, 20, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_11, 11, 16, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_12, 11, 12, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_13, 11, 8, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_14, 11, 4, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_15, 11, 0, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_16, 10, 28, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_17, 10, 24, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_18, 10, 20, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_19, 10, 16, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_20, 10, 12, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_21, 10, 8, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_22, 10, 4, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_A_23, 10, 0, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_8, 8, 28, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_9, 8, 24, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_10, 8, 20, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_11, 8, 16, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_12, 8, 12, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_13, 8, 8, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_14, 8, 4, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_D_15, 8, 0, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_BA_1, 5, 24, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_CLK, 6, 0, 15, 1, false)
|
|
MUX_CFG(DA850, EMA_WAIT_1, 6, 24, 15, 1, false)
|
|
MUX_CFG(DA850, NEMA_CS_2, 7, 0, 15, 1, false)
|
|
/* GPIO function */
|
|
MUX_CFG(DA850, GPIO2_6, 6, 4, 15, 8, false)
|
|
MUX_CFG(DA850, GPIO2_8, 5, 28, 15, 8, false)
|
|
MUX_CFG(DA850, GPIO2_15, 5, 0, 15, 8, false)
|
|
MUX_CFG(DA850, GPIO4_0, 10, 28, 15, 8, false)
|
|
MUX_CFG(DA850, GPIO4_1, 10, 24, 15, 8, false)
|
|
MUX_CFG(DA850, RTC_ALARM, 0, 28, 15, 2, false)
|
|
#endif
|
|
};
|
|
|
|
const short da850_uart0_pins[] __initdata = {
|
|
DA850_NUART0_CTS, DA850_NUART0_RTS, DA850_UART0_RXD, DA850_UART0_TXD,
|
|
-1
|
|
};
|
|
|
|
const short da850_uart1_pins[] __initdata = {
|
|
DA850_UART1_RXD, DA850_UART1_TXD,
|
|
-1
|
|
};
|
|
|
|
const short da850_uart2_pins[] __initdata = {
|
|
DA850_UART2_RXD, DA850_UART2_TXD,
|
|
-1
|
|
};
|
|
|
|
const short da850_i2c0_pins[] __initdata = {
|
|
DA850_I2C0_SDA, DA850_I2C0_SCL,
|
|
-1
|
|
};
|
|
|
|
const short da850_i2c1_pins[] __initdata = {
|
|
DA850_I2C1_SCL, DA850_I2C1_SDA,
|
|
-1
|
|
};
|
|
|
|
const short da850_cpgmac_pins[] __initdata = {
|
|
DA850_MII_TXEN, DA850_MII_TXCLK, DA850_MII_COL, DA850_MII_TXD_3,
|
|
DA850_MII_TXD_2, DA850_MII_TXD_1, DA850_MII_TXD_0, DA850_MII_RXER,
|
|
DA850_MII_CRS, DA850_MII_RXCLK, DA850_MII_RXDV, DA850_MII_RXD_3,
|
|
DA850_MII_RXD_2, DA850_MII_RXD_1, DA850_MII_RXD_0, DA850_MDIO_CLK,
|
|
DA850_MDIO_D,
|
|
-1
|
|
};
|
|
|
|
const short da850_rmii_pins[] __initdata = {
|
|
DA850_RMII_TXD_0, DA850_RMII_TXD_1, DA850_RMII_TXEN,
|
|
DA850_RMII_CRS_DV, DA850_RMII_RXD_0, DA850_RMII_RXD_1,
|
|
DA850_RMII_RXER, DA850_RMII_MHZ_50_CLK, DA850_MDIO_CLK,
|
|
DA850_MDIO_D,
|
|
-1
|
|
};
|
|
|
|
const short da850_mcasp_pins[] __initdata = {
|
|
DA850_AHCLKX, DA850_ACLKX, DA850_AFSX,
|
|
DA850_AHCLKR, DA850_ACLKR, DA850_AFSR, DA850_AMUTE,
|
|
DA850_AXR_11, DA850_AXR_12,
|
|
-1
|
|
};
|
|
|
|
const short da850_lcdcntl_pins[] __initdata = {
|
|
DA850_LCD_D_0, DA850_LCD_D_1, DA850_LCD_D_2, DA850_LCD_D_3,
|
|
DA850_LCD_D_4, DA850_LCD_D_5, DA850_LCD_D_6, DA850_LCD_D_7,
|
|
DA850_LCD_D_8, DA850_LCD_D_9, DA850_LCD_D_10, DA850_LCD_D_11,
|
|
DA850_LCD_D_12, DA850_LCD_D_13, DA850_LCD_D_14, DA850_LCD_D_15,
|
|
DA850_LCD_PCLK, DA850_LCD_HSYNC, DA850_LCD_VSYNC, DA850_NLCD_AC_ENB_CS,
|
|
-1
|
|
};
|
|
|
|
const short da850_mmcsd0_pins[] __initdata = {
|
|
DA850_MMCSD0_DAT_0, DA850_MMCSD0_DAT_1, DA850_MMCSD0_DAT_2,
|
|
DA850_MMCSD0_DAT_3, DA850_MMCSD0_CLK, DA850_MMCSD0_CMD,
|
|
DA850_GPIO4_0, DA850_GPIO4_1,
|
|
-1
|
|
};
|
|
|
|
const short da850_nand_pins[] __initdata = {
|
|
DA850_EMA_D_7, DA850_EMA_D_6, DA850_EMA_D_5, DA850_EMA_D_4,
|
|
DA850_EMA_D_3, DA850_EMA_D_2, DA850_EMA_D_1, DA850_EMA_D_0,
|
|
DA850_EMA_A_1, DA850_EMA_A_2, DA850_NEMA_CS_3, DA850_NEMA_CS_4,
|
|
DA850_NEMA_WE, DA850_NEMA_OE,
|
|
-1
|
|
};
|
|
|
|
const short da850_nor_pins[] __initdata = {
|
|
DA850_EMA_BA_1, DA850_EMA_CLK, DA850_EMA_WAIT_1, DA850_NEMA_CS_2,
|
|
DA850_NEMA_WE, DA850_NEMA_OE, DA850_EMA_D_0, DA850_EMA_D_1,
|
|
DA850_EMA_D_2, DA850_EMA_D_3, DA850_EMA_D_4, DA850_EMA_D_5,
|
|
DA850_EMA_D_6, DA850_EMA_D_7, DA850_EMA_D_8, DA850_EMA_D_9,
|
|
DA850_EMA_D_10, DA850_EMA_D_11, DA850_EMA_D_12, DA850_EMA_D_13,
|
|
DA850_EMA_D_14, DA850_EMA_D_15, DA850_EMA_A_0, DA850_EMA_A_1,
|
|
DA850_EMA_A_2, DA850_EMA_A_3, DA850_EMA_A_4, DA850_EMA_A_5,
|
|
DA850_EMA_A_6, DA850_EMA_A_7, DA850_EMA_A_8, DA850_EMA_A_9,
|
|
DA850_EMA_A_10, DA850_EMA_A_11, DA850_EMA_A_12, DA850_EMA_A_13,
|
|
DA850_EMA_A_14, DA850_EMA_A_15, DA850_EMA_A_16, DA850_EMA_A_17,
|
|
DA850_EMA_A_18, DA850_EMA_A_19, DA850_EMA_A_20, DA850_EMA_A_21,
|
|
DA850_EMA_A_22, DA850_EMA_A_23,
|
|
-1
|
|
};
|
|
|
|
/* FIQ are pri 0-1; otherwise 2-7, with 7 lowest priority */
|
|
static u8 da850_default_priorities[DA850_N_CP_INTC_IRQ] = {
|
|
[IRQ_DA8XX_COMMTX] = 7,
|
|
[IRQ_DA8XX_COMMRX] = 7,
|
|
[IRQ_DA8XX_NINT] = 7,
|
|
[IRQ_DA8XX_EVTOUT0] = 7,
|
|
[IRQ_DA8XX_EVTOUT1] = 7,
|
|
[IRQ_DA8XX_EVTOUT2] = 7,
|
|
[IRQ_DA8XX_EVTOUT3] = 7,
|
|
[IRQ_DA8XX_EVTOUT4] = 7,
|
|
[IRQ_DA8XX_EVTOUT5] = 7,
|
|
[IRQ_DA8XX_EVTOUT6] = 7,
|
|
[IRQ_DA8XX_EVTOUT7] = 7,
|
|
[IRQ_DA8XX_CCINT0] = 7,
|
|
[IRQ_DA8XX_CCERRINT] = 7,
|
|
[IRQ_DA8XX_TCERRINT0] = 7,
|
|
[IRQ_DA8XX_AEMIFINT] = 7,
|
|
[IRQ_DA8XX_I2CINT0] = 7,
|
|
[IRQ_DA8XX_MMCSDINT0] = 7,
|
|
[IRQ_DA8XX_MMCSDINT1] = 7,
|
|
[IRQ_DA8XX_ALLINT0] = 7,
|
|
[IRQ_DA8XX_RTC] = 7,
|
|
[IRQ_DA8XX_SPINT0] = 7,
|
|
[IRQ_DA8XX_TINT12_0] = 7,
|
|
[IRQ_DA8XX_TINT34_0] = 7,
|
|
[IRQ_DA8XX_TINT12_1] = 7,
|
|
[IRQ_DA8XX_TINT34_1] = 7,
|
|
[IRQ_DA8XX_UARTINT0] = 7,
|
|
[IRQ_DA8XX_KEYMGRINT] = 7,
|
|
[IRQ_DA850_MPUADDRERR0] = 7,
|
|
[IRQ_DA8XX_CHIPINT0] = 7,
|
|
[IRQ_DA8XX_CHIPINT1] = 7,
|
|
[IRQ_DA8XX_CHIPINT2] = 7,
|
|
[IRQ_DA8XX_CHIPINT3] = 7,
|
|
[IRQ_DA8XX_TCERRINT1] = 7,
|
|
[IRQ_DA8XX_C0_RX_THRESH_PULSE] = 7,
|
|
[IRQ_DA8XX_C0_RX_PULSE] = 7,
|
|
[IRQ_DA8XX_C0_TX_PULSE] = 7,
|
|
[IRQ_DA8XX_C0_MISC_PULSE] = 7,
|
|
[IRQ_DA8XX_C1_RX_THRESH_PULSE] = 7,
|
|
[IRQ_DA8XX_C1_RX_PULSE] = 7,
|
|
[IRQ_DA8XX_C1_TX_PULSE] = 7,
|
|
[IRQ_DA8XX_C1_MISC_PULSE] = 7,
|
|
[IRQ_DA8XX_MEMERR] = 7,
|
|
[IRQ_DA8XX_GPIO0] = 7,
|
|
[IRQ_DA8XX_GPIO1] = 7,
|
|
[IRQ_DA8XX_GPIO2] = 7,
|
|
[IRQ_DA8XX_GPIO3] = 7,
|
|
[IRQ_DA8XX_GPIO4] = 7,
|
|
[IRQ_DA8XX_GPIO5] = 7,
|
|
[IRQ_DA8XX_GPIO6] = 7,
|
|
[IRQ_DA8XX_GPIO7] = 7,
|
|
[IRQ_DA8XX_GPIO8] = 7,
|
|
[IRQ_DA8XX_I2CINT1] = 7,
|
|
[IRQ_DA8XX_LCDINT] = 7,
|
|
[IRQ_DA8XX_UARTINT1] = 7,
|
|
[IRQ_DA8XX_MCASPINT] = 7,
|
|
[IRQ_DA8XX_ALLINT1] = 7,
|
|
[IRQ_DA8XX_SPINT1] = 7,
|
|
[IRQ_DA8XX_UHPI_INT1] = 7,
|
|
[IRQ_DA8XX_USB_INT] = 7,
|
|
[IRQ_DA8XX_IRQN] = 7,
|
|
[IRQ_DA8XX_RWAKEUP] = 7,
|
|
[IRQ_DA8XX_UARTINT2] = 7,
|
|
[IRQ_DA8XX_DFTSSINT] = 7,
|
|
[IRQ_DA8XX_EHRPWM0] = 7,
|
|
[IRQ_DA8XX_EHRPWM0TZ] = 7,
|
|
[IRQ_DA8XX_EHRPWM1] = 7,
|
|
[IRQ_DA8XX_EHRPWM1TZ] = 7,
|
|
[IRQ_DA850_SATAINT] = 7,
|
|
[IRQ_DA850_TINTALL_2] = 7,
|
|
[IRQ_DA8XX_ECAP0] = 7,
|
|
[IRQ_DA8XX_ECAP1] = 7,
|
|
[IRQ_DA8XX_ECAP2] = 7,
|
|
[IRQ_DA850_MMCSDINT0_1] = 7,
|
|
[IRQ_DA850_MMCSDINT1_1] = 7,
|
|
[IRQ_DA850_T12CMPINT0_2] = 7,
|
|
[IRQ_DA850_T12CMPINT1_2] = 7,
|
|
[IRQ_DA850_T12CMPINT2_2] = 7,
|
|
[IRQ_DA850_T12CMPINT3_2] = 7,
|
|
[IRQ_DA850_T12CMPINT4_2] = 7,
|
|
[IRQ_DA850_T12CMPINT5_2] = 7,
|
|
[IRQ_DA850_T12CMPINT6_2] = 7,
|
|
[IRQ_DA850_T12CMPINT7_2] = 7,
|
|
[IRQ_DA850_T12CMPINT0_3] = 7,
|
|
[IRQ_DA850_T12CMPINT1_3] = 7,
|
|
[IRQ_DA850_T12CMPINT2_3] = 7,
|
|
[IRQ_DA850_T12CMPINT3_3] = 7,
|
|
[IRQ_DA850_T12CMPINT4_3] = 7,
|
|
[IRQ_DA850_T12CMPINT5_3] = 7,
|
|
[IRQ_DA850_T12CMPINT6_3] = 7,
|
|
[IRQ_DA850_T12CMPINT7_3] = 7,
|
|
[IRQ_DA850_RPIINT] = 7,
|
|
[IRQ_DA850_VPIFINT] = 7,
|
|
[IRQ_DA850_CCINT1] = 7,
|
|
[IRQ_DA850_CCERRINT1] = 7,
|
|
[IRQ_DA850_TCERRINT2] = 7,
|
|
[IRQ_DA850_TINTALL_3] = 7,
|
|
[IRQ_DA850_MCBSP0RINT] = 7,
|
|
[IRQ_DA850_MCBSP0XINT] = 7,
|
|
[IRQ_DA850_MCBSP1RINT] = 7,
|
|
[IRQ_DA850_MCBSP1XINT] = 7,
|
|
[IRQ_DA8XX_ARMCLKSTOPREQ] = 7,
|
|
};
|
|
|
|
static struct map_desc da850_io_desc[] = {
|
|
{
|
|
.virtual = IO_VIRT,
|
|
.pfn = __phys_to_pfn(IO_PHYS),
|
|
.length = IO_SIZE,
|
|
.type = MT_DEVICE
|
|
},
|
|
{
|
|
.virtual = DA8XX_CP_INTC_VIRT,
|
|
.pfn = __phys_to_pfn(DA8XX_CP_INTC_BASE),
|
|
.length = DA8XX_CP_INTC_SIZE,
|
|
.type = MT_DEVICE
|
|
},
|
|
{
|
|
.virtual = SRAM_VIRT,
|
|
.pfn = __phys_to_pfn(DA8XX_ARM_RAM_BASE),
|
|
.length = SZ_8K,
|
|
.type = MT_DEVICE
|
|
},
|
|
};
|
|
|
|
static u32 da850_psc_bases[] = { DA8XX_PSC0_BASE, DA8XX_PSC1_BASE };
|
|
|
|
/* Contents of JTAG ID register used to identify exact cpu type */
|
|
static struct davinci_id da850_ids[] = {
|
|
{
|
|
.variant = 0x0,
|
|
.part_no = 0xb7d1,
|
|
.manufacturer = 0x017, /* 0x02f >> 1 */
|
|
.cpu_id = DAVINCI_CPU_ID_DA850,
|
|
.name = "da850/omap-l138",
|
|
},
|
|
};
|
|
|
|
static struct davinci_timer_instance da850_timer_instance[4] = {
|
|
{
|
|
.base = DA8XX_TIMER64P0_BASE,
|
|
.bottom_irq = IRQ_DA8XX_TINT12_0,
|
|
.top_irq = IRQ_DA8XX_TINT34_0,
|
|
},
|
|
{
|
|
.base = DA8XX_TIMER64P1_BASE,
|
|
.bottom_irq = IRQ_DA8XX_TINT12_1,
|
|
.top_irq = IRQ_DA8XX_TINT34_1,
|
|
},
|
|
{
|
|
.base = DA850_TIMER64P2_BASE,
|
|
.bottom_irq = IRQ_DA850_TINT12_2,
|
|
.top_irq = IRQ_DA850_TINT34_2,
|
|
},
|
|
{
|
|
.base = DA850_TIMER64P3_BASE,
|
|
.bottom_irq = IRQ_DA850_TINT12_3,
|
|
.top_irq = IRQ_DA850_TINT34_3,
|
|
},
|
|
};
|
|
|
|
/*
|
|
* T0_BOT: Timer 0, bottom : Used for clock_event
|
|
* T0_TOP: Timer 0, top : Used for clocksource
|
|
* T1_BOT, T1_TOP: Timer 1, bottom & top: Used for watchdog timer
|
|
*/
|
|
static struct davinci_timer_info da850_timer_info = {
|
|
.timers = da850_timer_instance,
|
|
.clockevent_id = T0_BOT,
|
|
.clocksource_id = T0_TOP,
|
|
};
|
|
|
|
static void da850_set_async3_src(int pllnum)
|
|
{
|
|
struct clk *clk, *newparent = pllnum ? &pll1_sysclk2 : &pll0_sysclk2;
|
|
struct clk_lookup *c;
|
|
unsigned int v;
|
|
int ret;
|
|
|
|
for (c = da850_clks; c->clk; c++) {
|
|
clk = c->clk;
|
|
if (clk->flags & DA850_CLK_ASYNC3) {
|
|
ret = clk_set_parent(clk, newparent);
|
|
WARN(ret, "DA850: unable to re-parent clock %s",
|
|
clk->name);
|
|
}
|
|
}
|
|
|
|
v = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG));
|
|
if (pllnum)
|
|
v |= CFGCHIP3_ASYNC3_CLKSRC;
|
|
else
|
|
v &= ~CFGCHIP3_ASYNC3_CLKSRC;
|
|
__raw_writel(v, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG));
|
|
}
|
|
|
|
#ifdef CONFIG_CPU_FREQ
|
|
/*
|
|
* Notes:
|
|
* According to the TRM, minimum PLLM results in maximum power savings.
|
|
* The OPP definitions below should keep the PLLM as low as possible.
|
|
*
|
|
* The output of the PLLM must be between 400 to 600 MHz.
|
|
* This rules out prediv of anything but divide-by-one for 24Mhz OSC input.
|
|
*/
|
|
struct da850_opp {
|
|
unsigned int freq; /* in KHz */
|
|
unsigned int prediv;
|
|
unsigned int mult;
|
|
unsigned int postdiv;
|
|
unsigned int cvdd_min; /* in uV */
|
|
unsigned int cvdd_max; /* in uV */
|
|
};
|
|
|
|
static const struct da850_opp da850_opp_300 = {
|
|
.freq = 300000,
|
|
.prediv = 1,
|
|
.mult = 25,
|
|
.postdiv = 2,
|
|
.cvdd_min = 1140000,
|
|
.cvdd_max = 1320000,
|
|
};
|
|
|
|
static const struct da850_opp da850_opp_200 = {
|
|
.freq = 200000,
|
|
.prediv = 1,
|
|
.mult = 25,
|
|
.postdiv = 3,
|
|
.cvdd_min = 1050000,
|
|
.cvdd_max = 1160000,
|
|
};
|
|
|
|
static const struct da850_opp da850_opp_96 = {
|
|
.freq = 96000,
|
|
.prediv = 1,
|
|
.mult = 20,
|
|
.postdiv = 5,
|
|
.cvdd_min = 950000,
|
|
.cvdd_max = 1050000,
|
|
};
|
|
|
|
#define OPP(freq) \
|
|
{ \
|
|
.index = (unsigned int) &da850_opp_##freq, \
|
|
.frequency = freq * 1000, \
|
|
}
|
|
|
|
static struct cpufreq_frequency_table da850_freq_table[] = {
|
|
OPP(300),
|
|
OPP(200),
|
|
OPP(96),
|
|
{
|
|
.index = 0,
|
|
.frequency = CPUFREQ_TABLE_END,
|
|
},
|
|
};
|
|
|
|
#ifdef CONFIG_REGULATOR
|
|
static struct regulator *cvdd;
|
|
|
|
static int da850_set_voltage(unsigned int index)
|
|
{
|
|
struct da850_opp *opp;
|
|
|
|
if (!cvdd)
|
|
return -ENODEV;
|
|
|
|
opp = (struct da850_opp *) da850_freq_table[index].index;
|
|
|
|
return regulator_set_voltage(cvdd, opp->cvdd_min, opp->cvdd_max);
|
|
}
|
|
|
|
static int da850_regulator_init(void)
|
|
{
|
|
cvdd = regulator_get(NULL, "cvdd");
|
|
if (WARN(IS_ERR(cvdd), "Unable to obtain voltage regulator for CVDD;"
|
|
" voltage scaling unsupported\n")) {
|
|
return PTR_ERR(cvdd);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
static struct davinci_cpufreq_config cpufreq_info = {
|
|
.freq_table = &da850_freq_table[0],
|
|
#ifdef CONFIG_REGULATOR
|
|
.init = da850_regulator_init,
|
|
.set_voltage = da850_set_voltage,
|
|
#endif
|
|
};
|
|
|
|
static struct platform_device da850_cpufreq_device = {
|
|
.name = "cpufreq-davinci",
|
|
.dev = {
|
|
.platform_data = &cpufreq_info,
|
|
},
|
|
};
|
|
|
|
int __init da850_register_cpufreq(void)
|
|
{
|
|
return platform_device_register(&da850_cpufreq_device);
|
|
}
|
|
|
|
static int da850_round_armrate(struct clk *clk, unsigned long rate)
|
|
{
|
|
int i, ret = 0, diff;
|
|
unsigned int best = (unsigned int) -1;
|
|
|
|
rate /= 1000; /* convert to kHz */
|
|
|
|
for (i = 0; da850_freq_table[i].frequency != CPUFREQ_TABLE_END; i++) {
|
|
diff = da850_freq_table[i].frequency - rate;
|
|
if (diff < 0)
|
|
diff = -diff;
|
|
|
|
if (diff < best) {
|
|
best = diff;
|
|
ret = da850_freq_table[i].frequency;
|
|
}
|
|
}
|
|
|
|
return ret * 1000;
|
|
}
|
|
|
|
static int da850_set_armrate(struct clk *clk, unsigned long index)
|
|
{
|
|
struct clk *pllclk = &pll0_clk;
|
|
|
|
return clk_set_rate(pllclk, index);
|
|
}
|
|
|
|
static int da850_set_pll0rate(struct clk *clk, unsigned long index)
|
|
{
|
|
unsigned int prediv, mult, postdiv;
|
|
struct da850_opp *opp;
|
|
struct pll_data *pll = clk->pll_data;
|
|
int ret;
|
|
|
|
opp = (struct da850_opp *) da850_freq_table[index].index;
|
|
prediv = opp->prediv;
|
|
mult = opp->mult;
|
|
postdiv = opp->postdiv;
|
|
|
|
ret = davinci_set_pllrate(pll, prediv, mult, postdiv);
|
|
if (WARN_ON(ret))
|
|
return ret;
|
|
|
|
return 0;
|
|
}
|
|
#else
|
|
int __init da850_register_cpufreq(void)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static int da850_set_armrate(struct clk *clk, unsigned long rate)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int da850_set_pll0rate(struct clk *clk, unsigned long armrate)
|
|
{
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int da850_round_armrate(struct clk *clk, unsigned long rate)
|
|
{
|
|
return clk->rate;
|
|
}
|
|
#endif
|
|
|
|
int da850_register_pm(struct platform_device *pdev)
|
|
{
|
|
int ret;
|
|
struct davinci_pm_config *pdata = pdev->dev.platform_data;
|
|
|
|
ret = davinci_cfg_reg(DA850_RTC_ALARM);
|
|
if (ret)
|
|
return ret;
|
|
|
|
pdata->ddr2_ctlr_base = da8xx_get_mem_ctlr();
|
|
pdata->deepsleep_reg = DA8XX_SYSCFG1_VIRT(DA8XX_DEEPSLEEP_REG);
|
|
pdata->ddrpsc_num = DA8XX_LPSC1_EMIF3C;
|
|
|
|
pdata->cpupll_reg_base = ioremap(DA8XX_PLL0_BASE, SZ_4K);
|
|
if (!pdata->cpupll_reg_base)
|
|
return -ENOMEM;
|
|
|
|
pdata->ddrpll_reg_base = ioremap(DA8XX_PLL1_BASE, SZ_4K);
|
|
if (!pdata->ddrpll_reg_base) {
|
|
ret = -ENOMEM;
|
|
goto no_ddrpll_mem;
|
|
}
|
|
|
|
pdata->ddrpsc_reg_base = ioremap(DA8XX_PSC1_BASE, SZ_4K);
|
|
if (!pdata->ddrpsc_reg_base) {
|
|
ret = -ENOMEM;
|
|
goto no_ddrpsc_mem;
|
|
}
|
|
|
|
return platform_device_register(pdev);
|
|
|
|
no_ddrpsc_mem:
|
|
iounmap(pdata->ddrpll_reg_base);
|
|
no_ddrpll_mem:
|
|
iounmap(pdata->cpupll_reg_base);
|
|
return ret;
|
|
}
|
|
|
|
static struct davinci_soc_info davinci_soc_info_da850 = {
|
|
.io_desc = da850_io_desc,
|
|
.io_desc_num = ARRAY_SIZE(da850_io_desc),
|
|
.jtag_id_reg = DA8XX_SYSCFG0_BASE + DA8XX_JTAG_ID_REG,
|
|
.ids = da850_ids,
|
|
.ids_num = ARRAY_SIZE(da850_ids),
|
|
.cpu_clks = da850_clks,
|
|
.psc_bases = da850_psc_bases,
|
|
.psc_bases_num = ARRAY_SIZE(da850_psc_bases),
|
|
.pinmux_base = DA8XX_SYSCFG0_BASE + 0x120,
|
|
.pinmux_pins = da850_pins,
|
|
.pinmux_pins_num = ARRAY_SIZE(da850_pins),
|
|
.intc_base = DA8XX_CP_INTC_BASE,
|
|
.intc_type = DAVINCI_INTC_TYPE_CP_INTC,
|
|
.intc_irq_prios = da850_default_priorities,
|
|
.intc_irq_num = DA850_N_CP_INTC_IRQ,
|
|
.timer_info = &da850_timer_info,
|
|
.gpio_type = GPIO_TYPE_DAVINCI,
|
|
.gpio_base = DA8XX_GPIO_BASE,
|
|
.gpio_num = 144,
|
|
.gpio_irq = IRQ_DA8XX_GPIO0,
|
|
.serial_dev = &da8xx_serial_device,
|
|
.emac_pdata = &da8xx_emac_pdata,
|
|
.sram_dma = DA8XX_ARM_RAM_BASE,
|
|
.sram_len = SZ_8K,
|
|
.reset_device = &da8xx_wdt_device,
|
|
};
|
|
|
|
void __init da850_init(void)
|
|
{
|
|
unsigned int v;
|
|
|
|
davinci_common_init(&davinci_soc_info_da850);
|
|
|
|
da8xx_syscfg0_base = ioremap(DA8XX_SYSCFG0_BASE, SZ_4K);
|
|
if (WARN(!da8xx_syscfg0_base, "Unable to map syscfg0 module"))
|
|
return;
|
|
|
|
da8xx_syscfg1_base = ioremap(DA8XX_SYSCFG1_BASE, SZ_4K);
|
|
if (WARN(!da8xx_syscfg1_base, "Unable to map syscfg1 module"))
|
|
return;
|
|
|
|
/*
|
|
* Move the clock source of Async3 domain to PLL1 SYSCLK2.
|
|
* This helps keeping the peripherals on this domain insulated
|
|
* from CPU frequency changes caused by DVFS. The firmware sets
|
|
* both PLL0 and PLL1 to the same frequency so, there should not
|
|
* be any noticible change even in non-DVFS use cases.
|
|
*/
|
|
da850_set_async3_src(1);
|
|
|
|
/* Unlock writing to PLL0 registers */
|
|
v = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP0_REG));
|
|
v &= ~CFGCHIP0_PLL_MASTER_LOCK;
|
|
__raw_writel(v, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP0_REG));
|
|
|
|
/* Unlock writing to PLL1 registers */
|
|
v = __raw_readl(DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG));
|
|
v &= ~CFGCHIP3_PLL1_MASTER_LOCK;
|
|
__raw_writel(v, DA8XX_SYSCFG0_VIRT(DA8XX_CFGCHIP3_REG));
|
|
}
|