mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 05:34:00 +08:00
1887c3a64f
This patch adds support for the new v2 version of the axi-clkgen core. Unfortunately the method of accessing the registers is quite different on v2, while the content still stays largely the same. So the patch adds a small abstraction layer which implements the specific read and write functions for v1 and v2 in callback functions. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de>
23 lines
655 B
Plaintext
23 lines
655 B
Plaintext
Binding for the axi-clkgen clock generator
|
|
|
|
This binding uses the common clock binding[1].
|
|
|
|
[1] Documentation/devicetree/bindings/clock/clock-bindings.txt
|
|
|
|
Required properties:
|
|
- compatible : shall be "adi,axi-clkgen-1.00.a" or "adi,axi-clkgen-2.00.a".
|
|
- #clock-cells : from common clock binding; Should always be set to 0.
|
|
- reg : Address and length of the axi-clkgen register set.
|
|
- clocks : Phandle and clock specifier for the parent clock.
|
|
|
|
Optional properties:
|
|
- clock-output-names : From common clock binding.
|
|
|
|
Example:
|
|
clock@0xff000000 {
|
|
compatible = "adi,axi-clkgen";
|
|
#clock-cells = <0>;
|
|
reg = <0xff000000 0x1000>;
|
|
clocks = <&osc 1>;
|
|
};
|