mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 21:54:06 +08:00
d58a2ea5cb
The SDHCI unit used on the Armada 38x needs using an extra register to do specific clock adjustments in order to support the SDR50 and DDR50 modes. This patch extends the binding to allow using this register. Signed-off-by: Gregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
51 lines
1.5 KiB
Plaintext
51 lines
1.5 KiB
Plaintext
* Marvell sdhci-pxa v2/v3 controller
|
|
|
|
This file documents differences between the core properties in mmc.txt
|
|
and the properties used by the sdhci-pxav2 and sdhci-pxav3 drivers.
|
|
|
|
Required properties:
|
|
- compatible: Should be "mrvl,pxav2-mmc", "mrvl,pxav3-mmc" or
|
|
"marvell,armada-380-sdhci".
|
|
- reg:
|
|
* for "mrvl,pxav2-mmc" and "mrvl,pxav3-mmc", one register area for
|
|
the SDHCI registers.
|
|
|
|
* for "marvell,armada-380-sdhci", three register areas. The first
|
|
one for the SDHCI registers themselves, the second one for the
|
|
AXI/Mbus bridge registers of the SDHCI unit, the third one for the
|
|
SDIO3 Configuration register
|
|
- reg names: should be "sdhci", "mbus", "conf-sdio3". only mandatory
|
|
for "marvell,armada-380-sdhci"
|
|
- clocks: Array of clocks required for SDHCI; requires at least one for
|
|
I/O clock.
|
|
- clock-names: Array of names corresponding to clocks property; shall be
|
|
"io" for I/O clock and "core" for optional core clock.
|
|
|
|
Optional properties:
|
|
- mrvl,clk-delay-cycles: Specify a number of cycles to delay for tuning.
|
|
|
|
Example:
|
|
|
|
sdhci@d4280800 {
|
|
compatible = "mrvl,pxav3-mmc";
|
|
reg = <0xd4280800 0x800>;
|
|
bus-width = <8>;
|
|
interrupts = <27>;
|
|
clocks = <&chip CLKID_SDIO1XIN>, <&chip CLKID_SDIO1>;
|
|
clock-names = "io", "core";
|
|
non-removable;
|
|
mrvl,clk-delay-cycles = <31>;
|
|
};
|
|
|
|
sdhci@d8000 {
|
|
compatible = "marvell,armada-380-sdhci";
|
|
reg-names = "sdhci", "mbus", "conf-sdio3";
|
|
reg = <0xd8000 0x1000>,
|
|
<0xdc000 0x100>;
|
|
<0x18454 0x4>;
|
|
interrupts = <0 25 0x4>;
|
|
clocks = <&gateclk 17>;
|
|
clock-names = "io";
|
|
mrvl,clk-delay-cycles = <0x1F>;
|
|
};
|