mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-25 05:34:00 +08:00
306e59cc32
Add the gxl ACODEC clock id to the gxbb clock controller bindings Acked-by: Neil Armstrong <narmstrong@baylibre.com> Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
152 lines
3.8 KiB
C
152 lines
3.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* GXBB clock tree IDs
|
|
*/
|
|
|
|
#ifndef __GXBB_CLKC_H
|
|
#define __GXBB_CLKC_H
|
|
|
|
#define CLKID_SYS_PLL 0
|
|
#define CLKID_HDMI_PLL 2
|
|
#define CLKID_FIXED_PLL 3
|
|
#define CLKID_FCLK_DIV2 4
|
|
#define CLKID_FCLK_DIV3 5
|
|
#define CLKID_FCLK_DIV4 6
|
|
#define CLKID_FCLK_DIV5 7
|
|
#define CLKID_FCLK_DIV7 8
|
|
#define CLKID_GP0_PLL 9
|
|
#define CLKID_CLK81 12
|
|
#define CLKID_MPLL0 13
|
|
#define CLKID_MPLL1 14
|
|
#define CLKID_MPLL2 15
|
|
#define CLKID_DDR 16
|
|
#define CLKID_DOS 17
|
|
#define CLKID_ISA 18
|
|
#define CLKID_PL301 19
|
|
#define CLKID_PERIPHS 20
|
|
#define CLKID_SPICC 21
|
|
#define CLKID_I2C 22
|
|
#define CLKID_SAR_ADC 23
|
|
#define CLKID_SMART_CARD 24
|
|
#define CLKID_RNG0 25
|
|
#define CLKID_UART0 26
|
|
#define CLKID_SDHC 27
|
|
#define CLKID_STREAM 28
|
|
#define CLKID_ASYNC_FIFO 29
|
|
#define CLKID_SDIO 30
|
|
#define CLKID_ABUF 31
|
|
#define CLKID_HIU_IFACE 32
|
|
#define CLKID_ASSIST_MISC 33
|
|
#define CLKID_SPI 34
|
|
#define CLKID_ETH 36
|
|
#define CLKID_I2S_SPDIF 35
|
|
#define CLKID_DEMUX 37
|
|
#define CLKID_AIU_GLUE 38
|
|
#define CLKID_IEC958 39
|
|
#define CLKID_I2S_OUT 40
|
|
#define CLKID_AMCLK 41
|
|
#define CLKID_AIFIFO2 42
|
|
#define CLKID_MIXER 43
|
|
#define CLKID_MIXER_IFACE 44
|
|
#define CLKID_ADC 45
|
|
#define CLKID_BLKMV 46
|
|
#define CLKID_AIU 47
|
|
#define CLKID_UART1 48
|
|
#define CLKID_G2D 49
|
|
#define CLKID_USB0 50
|
|
#define CLKID_USB1 51
|
|
#define CLKID_RESET 52
|
|
#define CLKID_NAND 53
|
|
#define CLKID_DOS_PARSER 54
|
|
#define CLKID_USB 55
|
|
#define CLKID_VDIN1 56
|
|
#define CLKID_AHB_ARB0 57
|
|
#define CLKID_EFUSE 58
|
|
#define CLKID_BOOT_ROM 59
|
|
#define CLKID_AHB_DATA_BUS 60
|
|
#define CLKID_AHB_CTRL_BUS 61
|
|
#define CLKID_HDMI_INTR_SYNC 62
|
|
#define CLKID_HDMI_PCLK 63
|
|
#define CLKID_USB1_DDR_BRIDGE 64
|
|
#define CLKID_USB0_DDR_BRIDGE 65
|
|
#define CLKID_MMC_PCLK 66
|
|
#define CLKID_DVIN 67
|
|
#define CLKID_UART2 68
|
|
#define CLKID_SANA 69
|
|
#define CLKID_VPU_INTR 70
|
|
#define CLKID_SEC_AHB_AHB3_BRIDGE 71
|
|
#define CLKID_CLK81_A53 72
|
|
#define CLKID_VCLK2_VENCI0 73
|
|
#define CLKID_VCLK2_VENCI1 74
|
|
#define CLKID_VCLK2_VENCP0 75
|
|
#define CLKID_VCLK2_VENCP1 76
|
|
#define CLKID_GCLK_VENCI_INT0 77
|
|
#define CLKID_GCLK_VENCI_INT 78
|
|
#define CLKID_DAC_CLK 79
|
|
#define CLKID_AOCLK_GATE 80
|
|
#define CLKID_IEC958_GATE 81
|
|
#define CLKID_ENC480P 82
|
|
#define CLKID_RNG1 83
|
|
#define CLKID_GCLK_VENCI_INT1 84
|
|
#define CLKID_VCLK2_VENCLMCC 85
|
|
#define CLKID_VCLK2_VENCL 86
|
|
#define CLKID_VCLK_OTHER 87
|
|
#define CLKID_EDP 88
|
|
#define CLKID_AO_MEDIA_CPU 89
|
|
#define CLKID_AO_AHB_SRAM 90
|
|
#define CLKID_AO_AHB_BUS 91
|
|
#define CLKID_AO_IFACE 92
|
|
#define CLKID_AO_I2C 93
|
|
#define CLKID_SD_EMMC_A 94
|
|
#define CLKID_SD_EMMC_B 95
|
|
#define CLKID_SD_EMMC_C 96
|
|
#define CLKID_SAR_ADC_CLK 97
|
|
#define CLKID_SAR_ADC_SEL 98
|
|
#define CLKID_MALI_0_SEL 100
|
|
#define CLKID_MALI_0 102
|
|
#define CLKID_MALI_1_SEL 103
|
|
#define CLKID_MALI_1 105
|
|
#define CLKID_MALI 106
|
|
#define CLKID_CTS_AMCLK 107
|
|
#define CLKID_CTS_MCLK_I958 110
|
|
#define CLKID_CTS_I958 113
|
|
#define CLKID_32K_CLK 114
|
|
#define CLKID_SD_EMMC_A_CLK0 119
|
|
#define CLKID_SD_EMMC_B_CLK0 122
|
|
#define CLKID_SD_EMMC_C_CLK0 125
|
|
#define CLKID_VPU_0_SEL 126
|
|
#define CLKID_VPU_0 128
|
|
#define CLKID_VPU_1_SEL 129
|
|
#define CLKID_VPU_1 131
|
|
#define CLKID_VPU 132
|
|
#define CLKID_VAPB_0_SEL 133
|
|
#define CLKID_VAPB_0 135
|
|
#define CLKID_VAPB_1_SEL 136
|
|
#define CLKID_VAPB_1 138
|
|
#define CLKID_VAPB_SEL 139
|
|
#define CLKID_VAPB 140
|
|
#define CLKID_VDEC_1 153
|
|
#define CLKID_VDEC_HEVC 156
|
|
#define CLKID_GEN_CLK 159
|
|
#define CLKID_VID_PLL 166
|
|
#define CLKID_VCLK 175
|
|
#define CLKID_VCLK2 176
|
|
#define CLKID_VCLK_DIV1 185
|
|
#define CLKID_VCLK_DIV2 186
|
|
#define CLKID_VCLK_DIV4 187
|
|
#define CLKID_VCLK_DIV6 188
|
|
#define CLKID_VCLK_DIV12 189
|
|
#define CLKID_VCLK2_DIV1 190
|
|
#define CLKID_VCLK2_DIV2 191
|
|
#define CLKID_VCLK2_DIV4 192
|
|
#define CLKID_VCLK2_DIV6 193
|
|
#define CLKID_VCLK2_DIV12 194
|
|
#define CLKID_CTS_ENCI 199
|
|
#define CLKID_CTS_ENCP 200
|
|
#define CLKID_CTS_VDAC 201
|
|
#define CLKID_HDMI_TX 202
|
|
#define CLKID_HDMI 205
|
|
#define CLKID_ACODEC 206
|
|
|
|
#endif /* __GXBB_CLKC_H */
|