mirror of
https://github.com/edk2-porting/linux-next.git
synced 2024-12-21 11:44:01 +08:00
c076ada4e4
On transactions with n>=2 bytes, the controller actually wrongly clocks in n+1 bytes. This is caused by the (wrong) assumption that RFE in the Status Register is 1 iff there is no byte already ordered (via a dummy TX byte). This lead to the implementation of synchronized byte ordering, e.g.: Dummy-TX - RX - Dummy-TX - RX - ... But since RFE actually stays high after some Dummy-TX, it rather looks like: Dummy-TX - Dummy-TX - RX - Dummy-TX - RX - (RX) The last RX byte is clocked in by the bus controller, but ignored by the kernel when filling the userspace buffer. This patch fixes the issue by asking for RX via Dummy-TX asynchronously. Introducing a separate counter for TX bytes. Signed-off-by: Roland Stigge <stigge@antcom.de> Signed-off-by: Wolfram Sang <w.sang@pengutronix.de>
40 lines
943 B
C
40 lines
943 B
C
/*
|
|
* Header file for I2C support on PNX010x/4008.
|
|
*
|
|
* Author: Dennis Kovalev <dkovalev@ru.mvista.com>
|
|
*
|
|
* 2004-2006 (c) MontaVista Software, Inc. This file is licensed under
|
|
* the terms of the GNU General Public License version 2. This program
|
|
* is licensed "as is" without any warranty of any kind, whether express
|
|
* or implied.
|
|
*/
|
|
|
|
#ifndef __I2C_PNX_H__
|
|
#define __I2C_PNX_H__
|
|
|
|
struct platform_device;
|
|
struct clk;
|
|
|
|
struct i2c_pnx_mif {
|
|
int ret; /* Return value */
|
|
int mode; /* Interface mode */
|
|
struct completion complete; /* I/O completion */
|
|
struct timer_list timer; /* Timeout */
|
|
u8 * buf; /* Data buffer */
|
|
int len; /* Length of data buffer */
|
|
int order; /* RX Bytes to order via TX */
|
|
};
|
|
|
|
struct i2c_pnx_algo_data {
|
|
void __iomem *ioaddr;
|
|
struct i2c_pnx_mif mif;
|
|
int last;
|
|
struct clk *clk;
|
|
struct i2c_adapter adapter;
|
|
phys_addr_t base;
|
|
int irq;
|
|
u32 timeout;
|
|
};
|
|
|
|
#endif /* __I2C_PNX_H__ */
|